



# Compilation for heterogeneous compute-in/near-memory systems

Hamid Farzaneh TU Dresden, Germany

MCCSys Workshop ASPLOS 2025

cfaed.tu-dresden.de

#### **Emerging data-centric architectures**



- Compute (almost) in-place, avoid data movement, transformations to match primitives
- Novel architectures for near-memory (CNM) and in-memory computing (CIM)





Bartolini, S., "Parallel Programming in Cyber-Physical Systems." Cyber-Physical Systems Security. Springer 2018

#### The Landscape of Compute-near-memory and **Compute-in-memory: A Research and Commercial Overview**

ASIF ALI KHAN, TU Dresden, Germany

- JOÃO PAULO C. DE LIMA, TU Dresden and ScaDS.AI, Germany  $\forall$
- 202 HAMID FARZANEH, TU Dresden, Germany
  - JERONIMO CASTRILLON, TU Dresden and ScaDS.AI, Germany
  - In today's data-centric world, where data fuels numerous application domains, with machine learning at the

A. Khan, et al "The Landscape of Compute-near-memory and Compute-inmemory: A Research and Commercial Overview." arXiv:2401.1442 (2024)



#### Categorization: <u>CNM</u> and CIM Systems





Gomez-Luna, Juan, et al. arXiv:2105.03814 (2021)



#### HBM DRAM Die

S. Lee et al. ISCA (2021)

CHAIRFOR COMPILER CONSTRUCTION

© H. Farzaneh. MCCSys Workshop, ASPLOS 2025

#### Categorization: CNM and <u>CIM</u> Systems





Gomez-Luna, Juan, et al. arXiv:2105.03814 (2021)

PIM

UNIT

PIM

UNIT



Aguirre, F. et al. Nature (2023)



J. P. Cardoso de Lima, et al. FPL (2020)





HBM DRAM Die

#### PIM PIM PIM PIM UNIT UNIT UNIT UNIT

S. Lee et al. ISCA (2021)

© H. Farzaneh. MCCSys Workshop, ASPLOS 2025

PIM

UNIT

PIM

UNIT

#### Categorization: CNM and <u>CIM</u> Systems

5





Different systems share a lot of commonalities. There is no established programming methodology.





- Abstract set of operations for CINM systems
- Reusable blocks for different purposes
- Hierarchical flow: domain specific and target specific transformation
- Input: Common abstractions, such as linear algebra and beyond





- Abstract set of operations for CINM systems
- Reusable blocks for different purposes
- Hierarchical flow: domain specific and target specific transformation
- Input: Common abstractions, such as linear algebra and beyond





- Abstract set of operations for CINM systems
- Reusable blocks for different purposes
- Hierarchical flow: domain specific and target specific transformation
- Input: Common abstractions, such as linear algebra and beyond





- □ Abstract set of operations for CINM systems
- Reusable blocks for different purposes
- Hierarchical flow: domain specific and target specific transformation
- Input: Common abstractions, such as linear algebra and beyond











```
de BARRIER_INIT(my_barrier, NR_TASKLETS);
     int main() {
         . . .
        barrier wait(&my barrier);
         int32 t point per tasklet = (ROWS*COLS)/NR TASKLETS;
        uint32_t mram_base_addr_A = (uint32_t) (DPU_MRAM_HEAP_POINTER );
        uint32 t mram base addr B = (uint32 t) (DPU MRAM HEAP POINTER + ROWS * COLS *
    \hookrightarrow sizeof(T));
        uint32 t mram base addr C = (uint32 t) (DPU MRAM HEAP POINTER + 2 * ROWS * COLS
    \hookrightarrow * sizeof(T));
         for(int i = (tasklet_id * point_per_tasklet) ; i < (</pre>
    if( new row != row ) {
                 . . .
                mram_read((___mram_ptr void const*) (mram_base_addr_A + mram_offset_A),
       cache A, COLS * sizeof(T));
    \rightarrow
            mram_read((___mram_ptr void const*) (mram_base_addr_B + mram_offset_B),
    dot_product(cache_C, cache_A, cache_B, number_of_dot_products);
             . . .
         . . .
            mram write( cache C, ( mram ptr void *) (mram base addr C + mram offset C),
       point_per_tasklet * sizeof(T));
    \rightarrow
11
```



CHAIREOF

COMPILER CONSTRUCTION







%3 = cinm.op.gemm %0, %1 : (tensor<64x64xi32>, tensor<64x64xi32>) -> tensor<64x64xi32>



14



```
%3 = cinm.op.gemm %0, %1 : (tensor<64x64xi32>, tensor<64x64xi32>) -> tensor<64x64xi32>
                                                                              Device code
                   Host code
                                                          upmem.module @dpu kernels {
func.func @main() {
                                                              upmem.func @main()
                                                                       attributes {num tasklets = N : i64} {
  %1 = upmem.alloc dpus : !upmem.hierarchy<1x16x1>
                                                                 . . .
  scf.for \$arg0 = \$c0 to \$c64 step \$c16 {
                                                                 upmem.memcpy mram to wram ...
    scf.for %arg1 = %c0 to %c64 step %c1 {
                                                                upmem.memcpy mram to wram ...
      upmem.scatter %subview[264, 64, #map] onto %1 : ...
                                                                 scf.for %arg0 = 0 to 64 {
     upmem.scatter %alloc 0[8, 64, #map1] onto %1 : ...
                                                                  %6 = memref.load %1[%arg0] : memref<64xi32>
     upmem.scatter %0[0, 1, #map2] onto %1 : ...
                                                                   %7 = memref.load %3[%arq0] : memref<64xi32>
     upmem.launch func @dpu kernels::@main %1 : ...
                                                                  %8 = memref.load %5[] : memref<i32>
     upmem.gather %alloc 1[0, 1, #map2] from %1 : ...
                                                                  %9 = arith.muli %6, %7 : i32
      . . .
                                                                   %10 = arith.addi %9, %8 : i32
                                                                   memref.store %10, %5[] : memref<i32>
 upmem.free dpus %1 : !upmem.hierarchy<1x16x1>
                                                                 upmem.memcpy
                                                                              wram to mram ...
  return
                                                                 upmem.return
```

© H. Farzaneh, MCCSys Workshop, ASPLOS 2025

#### **CIM-Crossbar example: Matmult**



%3 = cinm.op.gemm %0, %1 : (tensor<64x64xi32>, tensor<64x64xi32>) -> tensor<64x64xi32>





memristor.write\_to\_crossbar %c0\_i32, %rhsb : i32, memref<...>
memristor.gemm %xbar, %lhsb, %resb : i32, memref<...>, memref<...>
memristor.barrier %xbar : i32



#### **UPMEM CNM system: results**





cpu-opt prim-4d cinm-opt-4d prim-8d cinm-opt-4d prim-8d cinm-opt-16d



1-DIMM 128 DPUs 4-DIMMs 512 DPUs 8-DIMMs 1024 DPUs 16-DIMMs 2048 DPUs

Optimizations achieve 40%-50% speedup (geomean) Manual designs 2-5x faster than CPU. CINM 1.5-2x faster than hand-optimized code



© H. Farzaneh. MCCSys Workshop, ASPLOS 2025

#### **CIM-Crossbar: results**



- Crossbar target: validate results of SOA
- Reuse the domain-specific transformations
- Enable device-specific optimizations



#### **CIM-Crossbar: results**



- Crossbar target: validate results of SOA
- Reuse the domain-specific transformations



#### **Domain-target implementation challenges**





ADVANCING ELECTRONICS

de

...

...

#### **Challenges with manual designs**



□ Key variations in current CAM-based designs

- CAM types (TCAM, MCAM, ACAM) with perf/accuracy trade-offs
- Distance metrics (e.g., Hamming, Euclidean, cosine similarity)

Language variations

Varied merging strategies for handling partial results

Presently, all of this is handled manually with low-level APIs, restricting CAMs to device experts



20





CENTER FOR ADVANCING ELECTRONICS DRESDEN

© H. Farzaneh. MCCSys Workshop, ASPLOS 2025





CENTER FOR ADVANCING ELECTRONICS DRESDEN

© H. Farzaneh. MCCSys Workshop, ASPLOS 2025





CFaed CENTER FOR ADVANCING ELECTRONICS DRESDEN



Cfaed CENTER FOR ADVANCING ELECTRONICS DRESOEN















#### **Content addressable memories (CAMs)**

Cfaed

- NVM-based CAMs: Great for <u>KNNs</u>, One-shot learning, ...
- CINM support for **similarity** and **CAM arch exploration**
- Automatic flow from TorchScript matches manual designs



C4CAM-3b C4CAM-2b C4CAM-1b+LSH Cosine-GPU Euclidean-GPU



H. Farzaneh, et al. "C4CAM: A Compiler for CAM-based In-memory Accelerators", ASPLOS, 2024

KNN results (128x128 CAM): 14x faster and ~10<sup>4</sup> less energy compared to GPU

© H. Farzaneh. MCCSys Workshop, A

#### **CAMs: Design space exploration**





H. Farzaneh, et al. "C4CAM: A Compiler for CAM-based In-memory Accelerators", ASPLOS, 2024

Different flags expose trade-offs w/o manual recoding. Next: include **device-level parameters** 

#### Cinnamon – C4CAM





Gomez-Luna, Juan, et al. arXiv:2105.03814 (2021)



Aguirre, F. et al. Nature (2023)



J. P. Cardoso de Lima, et al. FPL (2020)





HBM DRAM Die

S. Lee et al. ISCA (2021)

© H. Farzaneh. MCCSys Workshop, ASPLOS 2025

#### **Memristor-based CIM**



Memristor-crossbars enable:

- Analog dot-product using DA/AD converters
- Bitwise operations (OR, AND, and NOT) using custom SA







```
for (i = 0 \text{ to } K):
  t1 = NOT(C1[i]);
  T2 = AND(T1, data[i]);
  T3 = AND(T2, meq1);
 m_gt = OR(T3, mgt);
  T4 = NOT(data[i]);
  T5 = AND(T4, C2[i]);
  T6 = AND(T5, m_eq2);
  m_{lt} = OR(T6, mlt);
  T7 = XOR(data[i], C1[i]);
  T8 = NOT(T7);
  meq1 = AND(meq1, T8);
  T9 = XOR(data[i], C2[i]);
  T10 = NOT(T9);
  meq2 = AND(meq2, T10);
```





```
for (i = 0 \text{ to } K):
  t1 = NOT(C1[i]);
  T2 = AND(T1, data[i]);
  T3 = AND(T2, meq1);
 m_gt = OR(T3, mgt);
  T4 = NOT(data[i]);
  T5 = AND(T4, C2[i]);
  T6 = AND(T5, m_eq2);
 m_{lt} = OR(T6, mlt);
  T7 = XOR(data[i], C1[i]);
  T8 = NOT(T7);
  meq1 = AND(meq1, T8);
  T9 = XOR(data[i], C2[i]);
  T10 = NOT(T9);
  meq2 = AND(meq2, T10);
```





#### for (i = 0 to K): t1 = NOT(C1[i]);T2 = AND(T1, data[i]);T3 = AND(T2, meq1); $m_gt = OR(T3, mgt);$ T4 = NOT(data[i]);T5 = AND(T4, C2[i]); $T6 = AND(T5, m_eq2);$ $m_{lt} = OR(T6, mlt);$ T7 = XOR(data[i], C1[i]);T8 = NOT(T7);meq1 = AND(meq1, T8);T9 = XOR(data[i], C2[i]);T10 = NOT(T9);meq2 = AND(meq2, T10);









<pre>for (i = 0 to K):     t1 = NOT(C1[i]);     T2 = AND(T</pre>	D1 - D1 - D1	- D1 -
$T3 = AND(T \rightarrow T)$ $T3 = AND(T \rightarrow T)$ $m_gt = OR( \rightarrow T)$ $m_gt = OR( \rightarrow T)$ $T4 = OR( \rightarrow T)$ $T4 = OR( \rightarrow T)$	ows] [cim-op]	– D2 –
T4 = NOT(0 W FCC [0][4,0,72,70][552]T5 = AND(T Read [0][1,5,9, 13][5]T6 = AND(T Shift [0] R[3]		— D3 —
<pre>m_lt= OR(T Read [0][4,8,12,16][933,934] T7 = XOR(d T8 = NOT(T</pre>	[XOR,AND,OR,XOR]	5— T1/Res—
meq1 = AND(meq1, T8); T9 = XOR(data[i], C2[i]);	0P1/2	OP1/2
T10 = NOT(T9); meg2 = AND(meg2, T10);	Res Res	Res Res



#### Sherlock mapping



#### Goal: find clusters of operations that match the device model



36

#### **Sherlock mapping**



CONSTRUCTION

#### Goal: find clusters of operations that match the device model



© H. Farzaneh. MCCSys Workshop, ASPLOS 2025

#### Sherlock: Logic-in-memory in NVMs



CONSTRUCTION

- Massively parallel multi-operand bit-wise operations in-memory
- Complex mapping of operands, operations and temporaries to columns







- Most recent innovations in computing systems center around memory
- Data movement dominates the execution time and energy consumption
- Near- and in-memory computing achieve orders of magnitude energy savings
- For these novel architectures to go mainstream, programmability/accessibility is the key, and requires more attention
- Cinnamon is a step in that direction, targeting heterogeneous CINM systems



#### Thanks!



40

© H. Farzaneh. MCCSys Workshop, ASPLOS 2025

#### **CINM:** Common operations and transformations







© H. Farzaneh. MCCSys Workshop, ASPLOS 2025

#### **CINM:** Common operations and transformations





+ Common transformations: Tiling, loop reorder, operation fusion, operation rewriting , ...



## **CNM/CIM:** Abstraction programming models



Operation	Description	
cnm.allocate(%arg, %arg2)	Allocate workgroup on the specified CNM device.	
cnm.launch(%arg, %arg)	Launch the workgroup execution.	FIMDRAM
chini.scatter(%arg, %arg2)	input tensor to the destination tensor.	cnm
cnm.gather(%arg, %arg2)	Symmeterical to scatter, copy back.	upmem
	wait to synchronize.	
		cinm
Operation	Description	memristor
cim.acquire()	Acquire a CIM device, returns ID.	cim
cim.write(%arg, %arg2)	Write specified input tensor to the acquired	
	CIM device.	RIM
cim.execute(%arg, %arg)	Launch the execution on the acquired CIM device.	,
cim.read(%arg)	Read data from the acquired CIM device.	and the second
cim.barrier(%arg, %arg2)	Wait to synchronize or finish executing.	
cim.release(%arg)	Release the device.	and a state of the



## **CNM/CIM:** Abstraction programming models



Operation	Description							
cnm.allocate(%arg, %arg2)	Allocate workgroup on the specified CNM	-		 		-/		
cnm.launch(%arg, %arg)	Launch the workgroup execution.				>	F	IMDRAM	
chini.scatter(%arg, %arg2)	input tensor to the destination tensor.			cnm	1			
cnm.gather(%arg, %arg2)	Symmeterical to scatter, copy back.				;>		upmem	1.
chin.wait(%arg, %arg2)	wait to synchronize.					_		
			cinm					
Operation	Description	-		 	>		nemristor	
cim.acquire()	Acquire a CIM device, returns ID.			cim				
cim.write(%arg, %arg2)	Write specified input tensor to the acquired CIM device.						RTM	
cim.execute(%arg, %arg)	Launch the execution on the acquired CIM device.							ij
cim.read(%arg)	Read data from the acquired CIM device.		a se					
cim.barrier(%arg, %arg2)	Wait to synchronize or finish executing. Release the device				D	evic	e speci	fic
		2						



© H. Farzaneh. MCCSys Workshop, ASPLOS 2025