Pitfalls of UPMEM kernel development

Heterogeneous Memory Software Lab, Poland

Krystian Chmielewski, Tadeusz Kobus, Paweł Piotrowicz, Jarosław Ławnicki, Uladzislau Lukyanau, Maciej Maciejewski, Zhang Hongjun

HUAWEI

krystian.chmielewski@huawei.com

What is UPMEM?





ADD and MUL performance analysis

Basic operations on UPMEM





Basic operations on UPMEM



mul_sl_sl

mul_sl_sl:rrr

Issues with INT8 MUL

- Compiler sometimes uses
 INT32 MUL __mulsi3 function
 (SHIFT&ADD, ~9 cycles)
 instead of
 INT8 MUL mul_sl_sl (1 cycle) instruction
- Often loops are not being unrolled at all
- Unrolling through *#pragma unroll* is often not possible not enough IRAM





_mulsi3 – SHIFT & ADD

mul_step
mul_step:rrrici
mnemonic
<pre>mul_step dc:wr64 ra:r32 db:wr64 shift:u5 boot_cc:cc pc:pc16</pre>
behavior
- cc = x = dbe >> 1
- cc = (dbe & 0x1) - 1
- if (const_cc_zero cc) then
- dco = (dbo + (ra << shift))
- dce = x
- if (boot_cc cc) then
- jump @[pc]
- 7F <- x

2
Z move rz, ro
3 move r0, r1, true,mulsi3_start
4 ∨mulsi3_swap:
5 move r2, r1
6 move r0, r0
7 🗸mulsi3_start:
8 move r1, zero
<pre>9 mul_step d0, r2, d0, 0, z,mulsi3_exi</pre>
10 mul_step d0, r2, d0, 1, z,mulsi3_exi
11
12 mul_step d0, r2, d0, 31, z,mulsi3_ex
13 ∨mulsi3_exit:
14 move r0, r1
15 jump r23

Changing instructions on function inline

- Compilation with –O2 or –O3 will result in inlining based on N (if it's compile time constant)
- Loop unrolling also depends on N
- Inside the main function, INT32 MUL (SHIFT&ADD) is used





INT8/INT32 MUL Optimization

Optimized INT8 MUL

- Ensuring the use of the correct instruction for INT8
- Unrolling:
 - Full (compiler decides) #pragma unroll
 - Manual, e.g., x4 #pragma unroll 4
- Loading data by 4 or 8 bytes (INT8x4, INT8x8)

```
uint32_t w = *((uint32_t*) &bufferA[i]);
int8_t temp;
__builtin_mul_sl_sl_rrr(temp, w, scalar);
bufferA[i] = temp;
__builtin_mul_sh_sl_rrr(temp, w, scalar);
bufferA[i + 1] = temp;
w >>= 16;
__builtin_mul_sl_sl_rrr(temp, w, scalar);
bufferA[i + 2] = temp;
__builtin_mul_sh_sl_rrr(temp, w, scalar);
bufferA[i + 3] = temp;
```



10

Optimized INT32 MUL

 Replacing *mulsi3* (SHIFT&ADD, ~30 cycles) with a custom implementation that uses INT8 MUL

Unrolling also helps

X = (x3, x2, x1, x0)Y = (y3, y2, y1, y0)

$$X * Y = 2^{0} (x0 * y0) + 2^{8} (x0 * y1 + x1 * y0) + 2^{16} (x0 * y2 + x1 * y1 + x2 * y0) + 2^{24} (x0 * y3 + x1 * y2 + x2 * y1 + x3 * y0)$$



Unrolling helps a lot



- Loops are pretty costly, when we are not spending a lot of cycles on single iteration
- Use *#pragma unroll* to force compiler to unroll loops

Basic operations on UPMEM revisited



UPMEM vs CPU



Memory transfer optimizations

Memory transfers

Host → **PIM** (*dpu_prepare_xfer*, *dpu_push_xfer*):

- Transfer size and symbol offset need to be a multiple of 8B \rightarrow error otherwise
- Extra care is needed to handle the remainder, if any
- Host buffers need to be aligned up to 8B

MRAM → **WRAM** (*mram_read*, *mram_write*):

- Transfer size needs to be a multiple of 8B (max 2048B)
- Read/write operations silently align down the address to 8B \rightarrow no error is raised
- mram_read_unaligned and mram_write_unaligned functions require ~300 more instructions
 - \rightarrow GEMV where the matrix is stored contiguously and row size is odd

Reading unaligned memory MRAM

- Address we read from/write to must be aligned to 8B
- Number of bytes read/written must be a multiple of 8B

<u>2n + 1</u>			
4B	4 B	4B	
4B	4B	4B	

2n + 1				
4B	4 B	4B		
4B	4B	4B		

```
1 int *buffer_wram = (int*)mem_alloc((BLOCK_SIZE + 2) * sizeof(float));
2 uint32_t buffer_addr = (uint32_t)(buffer_mram + offset);
3 int *buffer_access_ptr = NULL;
4 v if (buffer_addr & 7) { // NOT aligned to 8B
5 mram_read(alignDownTo8(buffer_addr), buffer_wram, (BLOCK_SIZE + 2) * sizeof(int));
6 buffer_access_ptr = (buffer_wram + 1);
7 v } else {
8 mram_read(buffer_addr, buffer_wram, BLOCK_SIZE * sizeof(int));
9 buffer_access_ptr = buffer_wram;
10 }
```

Optimized data transfers

UPMEM server:

- DRAM can be the bottleneck (only 2 DDR4-3200 channels)
- Transposing data heavily engages the CPU

DPU allocation is not NUMA-aware:

- No way to allocate DPUs assigned to specific CPU
- A significant variance (~12%) in memory transfer speeds with default DPU allocation

Simple API extension to allow DPU allocation on specific NUMA node:

- Changes only in the user-space library
- Simple filtering of available ranks during DPU allocations





Optimized data transfers (parallel copy)



Summary

UPMEM Compiler:

- Generates inefficient INT8 MUL (__mulsi3 SHIFT&ADD)
- Rarely performs unrolling

DPU Optimizations:

- A little extra care with INT8 MUL provides huge gains
- INT32 MUL performance is also improved
- The achieved performance of **INT8/INT32 ADD/MUL** makes UPMEM **viable** for testing AI workloads (albeit with quantization, FP remains unpractical on UPMEM)

Optimized data transfers:

• NUMA-awareness can go a long way

Contact me at: krystian.chmielewski@huawei.com

Thank you!