2nd Workshop on Memory-Centric Computing: Processing-Near-Memory - Part II

> Dr. Geraldo F. Oliveira https://geraldofojunior.github.io

> > ICS 2025 08 June 2025



ETH zürich

Possible PNM Designs

General-purpose programmable cores

- Wimpy cores (possibility of running any workload)
- E.g. from academia: Tesseract PIM for Graph Processing
- E.g. from industry: UPMEM PIM

Fixed-function units

- Hardware/software co-designed PIM for efficiency
- E.g. from academia: Mensa for NN Edge Inference
- E.g. from industry: Samsung HBM-PIM, SK hynix AiM

Reconfigurable architectures

- PNM cores coupled with FPGAs, CGRA
- E.g. from academia: NERO for Weather Prediction
- E.g. from industry: Samsung AxDIMM

PIM Core Cache





Samsung Newsroom

CORPORATE PRODUCTS PRESS RESOURCES VIEWS ABOUT US

Audio

Share (🔊

Samsung Develops Industry's First High Bandwidth Memory with AI Processing Power

Korea on February 17, 2021

The new architecture will deliver over twice the system performance and reduce energy consumption by more than 70%

Samsung Electronics, the world leader in advanced memory technology, today announced that it has developed the industry's first High Bandwidth Memory (HBM) integrated with artificial intelligence (AI) processing power – the HBM-PIM The new processing-in-memory (PIM) architecture brings powerful AI computing capabilities inside high-performance memory, to accelerate large-scale processing in data centers, high performance computing (HPC) systems and AI-enabled mobile applications.

Kwangil Park, senior vice president of Memory Product Planning at Samsung Electronics stated, "Our groundbreaking HBM-PIM is the industry's first programmable PIM solution tailored for diverse AI-driven workloads such as HPC, training and inference. We plan to build upon this breakthrough by further collaborating with AI solution providers for even more advanced PIM-powered applications."

FIMDRAM based on HBM2



25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2

with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

Young-Cheon Kwon', Suk Han Lee', Jaehoon Lee', Sang-Hyuk Kwon', Je Min Ryu', Jong-Pil Son', Seongil O', Hak-Soo Yu', Haesuk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Choi', Hyun-Sung Shin', Jin Kim', BengSeng Phuah', HyoungMin Kim', Myeong Jun Song', Ahn Choi', Daeho Kim', SooYoung Kim', Eun-Bong Kim', David Wang', Shinhaeng Kang', Yuhwan Ro', Seungwoo Seo', JoonHo Song', Jaeyoun Youn', Kyomin Sohn', Nam Sung Kim'

¹Samsung Electronics, Hwaseong, Korea ²Samsung Electronics, San Jose, CA ³Samsung Electronics, Suwon, Korea

Programmable Computing Unit

- Configuration of PCU block
 - Interface unit to control data flow
 - Execution unit to perform operations
 - Register group

SAFARI

- 32 entries of CRF for instruction memory
- 16 GRF for weight and accumulation
- 16 SRF to store constants for MAC operations



[Block diagram of PCU in FIMDRAM]

ISSCC 2021 / SESSION 25 / DRAM / 25.4

25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

Young-Cheon Kwon', Suk Han Lee', Jaehoon Lee', Sang-Hyuk Kwon', Je Min Ryu', Jong-Pil Son', Seongil O', Hak-Soo Yu', Haesuk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jooyoon Chol', Hyun-Sung Shin', Jin Kim', BengSeng Phuah', HyoungMin Kim', Myeong Jun Songi, Ahn Cho'i, Daeho Kim', SooYoung Kim', EuraBong Kim', David Wang', Shinhaeng Kang', Yuhwan Ro', Seungwoo Seo', JoonHo Song', Jaeyoun Youn', Kromin Sohn, Man Sung Kim'

¹Samsung Electronics, Hwaseong, Korea ²Samsung Electronics, San Jose, CA ³Samsung Electronics, Suwon, Korea

[Available instruction list for FIM operation]

Туре	CMD	Description	
	ADD	FP16 addition	
Floating	MUL	FP16 multiplication	
Point	MAC	FP16 multiply-accumulate	
	MAD	FP16 multiply and add	
Data Path	MOVE	Load or store data	
Data Fatti	FILL	Copy data from bank to GRFs	
	NOP	Do nothing	
Control Path	JUMP	Jump instruction	
	EXIT	Exit instruction	

SAFARI

ISSCC 2021 / SESSION 25 / DRAM / 25.4

25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

Young-Cheon Kwon', Suk Han Lee', Jaehoon Lee', Sang-Hyuk Kwon', Je Min Ryu', Jong-Pil Son', Seongil O', Hak-Soo Yu', Haesuk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Choi', Hyun-Sung Shin', Jan Kim', BengSeng Phuat', HyoungMin Kim', Myeong Jun Song', Ahn Choi', Daeho Kim', SooYoung Kim', Eun-Bong Kim', David Wang', Shinhaeng Kang', Yuhwan Ro', Seungwoo Seo', JoonHo Song', Jaeyoun Youn', Kyomin Sohn', Man Sung Kim'

¹Samsung Electronics, Hwaseong, Korea ²Samsung Electronics, San Jose, CA ³Samsung Electronics, Suwon, Korea

Chip Implementation

- Mixed design methodology to implement FIMDRAM
 - Full-custom + Digital RTL



[Digital RTL design for PCU block]

Cell array for bank0	Cell array for bank4	Cell array for bank0	Cell array for bank4	Pseudo	Pseudo
PCU block for bank0 & 1	PCU block for bank4 & 5	PCU block for bank0 & 1	PCU block for bank4 & 5	channel-0	channel-1
Cell array for bank1 Cell array for bank2	Cell array for bank5 Cell array for bank6	Cell array for bank1 Cell array for bank2	Cell array for bank5 Cell array for bank6		
PCU block for bank2 & 3	PCU block for bank6 & 7	PCU block for bank2 & 3	PCU block for bank6 & 7		
Cell array for bank3	Cell array for bank7	Cell array for bank3	Cell array for bank7		
		TSV &	Peri C	ontrol Block	
Cell array for bank11	Cell array for bank15	Cell array for bank11	Cell array for bank15		
PCU block for bank10 & 11	PCU block for bank14 & 15	PCU block for bank10 & 11	PCU block for bank14 & 15		
Cell array for bank10 Cell array for bank9	Cell array for bank14 Cell array for bank13	Cell array for bank10 Cell array for bank9	Cell array for bank14 Cell array for bank13		
PCU block for bank8 & 9	PCU block for bank12 & 13	PCU block for bank8 & 9	PCU block for bank12 & 13	Pseudo	Pseudo
Cell array for bank8	Cell array for bank12	Cell array for bank8	Cell array for bank12	channel-0	channel-1

Samsung PNM Solutions for Generative AI (2023)

- Main target: transformer decoders used in ChatGPT, GPT-3
 - Compute-bound step: Summarization
 - Memory-bound step: Generation
 - Most of the execution time is spent on the memory copy from the host CPU memory to the CPU memory
- GEMV portion can be 60%-80% of total generation latency, which is the target of PIM/PNM



Solution I: Samsung's HBM-PIM (2023)

- AMD MI100 GPUs fabricated with HBM-PIM
- Experimental setup: GPT-J (6B, 32 input tokes), single AMD MI100-PIM GPU



• GPT can be accelerated by more than 2x over baseline

Solution II: Samsung's LPDDR-PIM (2023)

- PIM for on-device generative AI
 - Datacenter costs and power consumption are increasing due to the growing demand for cloud AI
- LPDDR-PIM improves battery life by preventing memory overprovisioning just for bandwidth



4.47x performance gains and 70.6% energy reduction in GPT-2 SAFARI

Solution III: Samsung's CXL-PNM (2023)

- A CXL-based processing-near-memory solution
 - Improves capacity, bandwidth, and power
 - Large-scale large-language models are often capacity-bound



 Multiple CXL-PNM can offer 4.4x higher energy efficiency and 53% higher throughput than multiple GPUs

SK hynix AiM: Chip Implementation (2022)

• 4 Gb AiM die with 16 processing units (PUs)

AiM Die Photograph



1 Process Unit (PU) Area

Total	0.19mm ²
MAC	0.11mm ²
Activation Function (AF)	0.02mm ²
Reservoir Cap.	0.05mm ²
Etc.	0.01mm ²



SK hynix AiM: System Organization (2022)

GDDR6-based AiM architecture



Lee et al., A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various 13 Activation Functions for Deep-Learning Applications, ISSCC 2022

Possible PNM Designs

- E.g. from academia: Tesseract PIM for Graph Processing
- E.g. from industry: UPMEM PIM

SAFARI

- Hardware/software co-designed PIM for efficiency
- E.g. from academia: Mensa for NN Edge Inference
- E.g. from industry: Samsung HBM-PIM, SK hynix AiM

Reconfigurable architectures

- PNM cores coupled with FPGAs, CGRA
- E.g. from academia: NERO for Weather Prediction
- E.g. from industry: Samsung AxDIMM





FPGA-based Processing Near Memory

 Gagandeep Singh, Dionysios Diamantopoulos, Christoph Hagleitner, Juan Gómez-Luna, Sander Stuijk, Onur Mutlu, and Henk Corporaal, "NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling" Proceedings of the <u>30th International Conference on Field-Programmable Logic</u>

and Applications (FPL), Gothenburg, Sweden, September 2020.

NERO: A Near High-Bandwidth Memory Stencil Accelerator for Weather Prediction Modeling

Gagandeep Singh^{*a,b,c*} Dionysios Diamantopoulos^{*c*} Christoph Hagleitner^{*c*} Juan Gómez-Luna^{*b*} Sander Stuijk^{*a*} Onur Mutlu^{*b*} Henk Corporaal^{*a*} ^{*a*}Eindhoven University of Technology ^{*b*}ETH Zürich ^{*c*}IBM Research Europe, Zurich

Heterogeneous System: CPU+FPGA



We evaluate two POWER9+FPGA systems:

1. HBM-based board AD9H7 AD9V3 Xilinx Virtex Ultrascale+[™] XCVU37P-2

Xilinx Virtex Ultrascale+¹¹⁷ XCVU3/P-2 2

2. DDR4-based board

Xilinx Virtex Ultrascale+[™] XCVU3P-

NERO Design Flow



NERO Performance Analysis



NERO is 4.2x and 8.3x faster than a complete POWER9 socket

Possible PNM Designs

General-purpose programmable cores

- Wimpy cores (possibility of running any workload)
- E.g. from academia: Tesseract PIM for Graph Processing
- E.g. from industry: UPMEM PIM

Fixed-function units

- Hardware/software co-designed PIM for efficiency
- E.g. from academia: Mensa for NN Edge Inference
- **E.g.** from industry: Samsung HBM-PIM, SK hynix AiM

Reconfigurable architectures

- PNM cores coupled with FPGAs, CGRA
- E.g. from academia: NERO for Weather Prediction
- E.g. from industry: Samsung AxDIMM







Samsung AxDIMM (2021)

Samsung Newsroom

CORPORATE | PRODUCTS | INSIGHTS | PRESS RESOURCES Q

Samsung Brings In-Memory Processing Power to Wider Range of Applications

Korea on August 24, 2021

Audio 🔅 Share 🐎 🖨

Integration of HBM-PIM with the Xilinx Alveo AI accelerator system will boost overall system performance by 2.5X while reducing energy consumption by more than 60%

PIM architecture will be broadly deployed beyond HBM, to include mainstream DRAM modules and mobile memory

Samsung Electronics, the world leader in advanced memory technology, today showcased its latest advancements with processing-in-memory (PIM) technology at Hot Chipps 33–a leading semiconductor conference where the most notable microprocessor and IC innovations are unveiled each year. Samsung's revelations include the first successful integration of its PIM-enabled High Bandwidth Memory (HBM-PIM) into a commercialized accelerator system, and broadened PIM applications to embrace DRAM modules and mobile memory, in accelerating the move toward the convergence of memory and logic. DRAM Modules Powered by PIM



The Acceleration DIMM (AXDIMM) brings processing to the DRAM module itself, minimizing large data movement between the CPU and DRAM to boost the energy efficiency of AI accelerator systems. With an AI engine built inside the buffer chip, the AXDIMM can perform parallel processing of multiple memory ranks (sets of DRAM chips) instead of accessing just one rank at a time, greatly enhancing system performance and efficiency. Since the module can retain its traditional DIMM form factor, the AXDIMM facilitates drop-in replacement without requiring system modifications. Currently being tested on customer servers, the AXDIMM can offer approximately twice the performance in AI-based recommendation applications and a 40% decrease in system-wide energy usage.

Samsung AxDIMM (2021)

- DIMM-based PIM
 - DLRM recommendation system





AxDIMM System





AxDIMM Design: Hardware Architecture



Standard DIMM Interface

FPGA board with standard DIMM interface: It serves as a real-system near-memory processing implementation

AxDIMM Design: Hardware Architecture



Two execution modes:

(1) non-acceleration mode

(2) acceleration mode (blocking)

Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM

Liu Ke^{*†}, Xuan Zhang[†], Jinin So[‡], Jong-Geon Lee[‡], Shin-Haeng Kang[‡], Sukhan Lee[‡], Songyi Han[‡], YeonGon Cho[‡], JIN Hyun Kim[‡], Yongsuk Kwon[‡], KyungSoo Kim[‡], Jin Jung[‡], Ilkwon Yun[‡], Sung Joo Park[‡], Hyunsun Park[‡], Joonho Song[‡], Jeonghyeon Cho[‡], Kyomin Sohn[‡], Nam Sung Kim[‡], Hsien-Hsin S. Lee^{*}

*Facebook, [†]Washington University in St. Louis, [‡]Samsung

An Architecture of Sparse Length Sum Accelerator in AxDIMM

Shin-haeng Kang DRAM Design Team 1 Samsung Electronics Hwasung, South Korea s-h.kang@samsung.com Byeongho Kim DRAM Design Team 1 Samsung Electronics Hwasung, South Korea bh1122.kim@samsung.com Sukhan Lee DRAM Design Team 1 Samsung Electronics Hwasung, South Korea sh1026.lee@samsung.com Kyomin Sohn DRAM Design Team 1 Samsung Electronics Hwasung, South Korea kyomin.sohn@samsung.com

Database Operations with AxDIMM (DaMoN 2022)

Improving In-Memory Database Operations with Acceleration DIMM (AxDIMM)

Donghun Lee Minseon Ahn Jungmin Kim dong.hun.lee@sap.com minseon.ahn@sap.com jungmin.kim@sap.com SAP Labs Korea

Jinin So Jong-Geon Lee Jeonghyeon Cho Vishnu Charan Thummala jinin.so@samsung.com jg1021.lee@samsung.com caleb1@samsung.com vishnu.c.t@samsung.com Samsung Electronics Oliver Rebholz oliver.rebholz@sap.com SAP SE

Ravi Shankar JV Sachin Suresh Upadhya Mohammed Ibrahim Khan Jin Hyun Kim venkata.ravi@samsung.com sachin1.s@samsung.com ibrahim.khan@samsung.com kjh5555@samsung.com Samsung Electronics

Longer Lecture on AxDIMM



Data-Centric Architectures: Fundamentally Improving Performance and Energy

(https://safari.ethz.ch/projects_and_s...) Show more

Another Longer Lecture on AxDIMM



SAFARI

https://youtu.be/2FMQg786GKs

Processing-in-Memory Landscape Today

SAFARI

This does not include many experimental chips and startups

Possible PNM Designs

- General-purpose programmable cores
 - Wimpy cores (possibility of running any workload)
 - □ E.g. from academia: Tesseract PIM for Graph Processing
 - □ E.g. from industry: UPMEM PIM

Fixed-function units

- Hardware/software co-designed PIM for efficiency
- □ E.g. from academia: Mensa for NN Edge Inference
- □ E.g. from industry: Samsung HBM-PIM, SK hynix AiM

Reconfigurable architectures

- PNM cores coupled with FPGAs, CGRA
- E.g. from academia: NERO for Weather Prediction
- E.g. from industry: Samsung AxDIMM

Research Tools PNM: DAMOV-SIM

 Geraldo F. Oliveira, Juan Gomez-Luna, Lois Orosa, Saugata Ghose, Nandita Vijaykumar, Ivan fernandez, Mohammad Sadrosadati, and Onur Mutlu,
 "DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks"
 IEEE Access, 8 September 2021.
 Preprint in arXiv, 8 May 2021.
 [arXiv preprint]
 [IEEE Access version]
 [DAMOV Suite and Simulator Source Code]
 [SAFARI Live Seminar Video (2 hrs 40 mins)]
 [Short Talk Video (21 minutes)]

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA, ETH Zürich, Switzerland JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland LOIS OROSA, ETH Zürich, Switzerland SAUGATA GHOSE, University of Illinois at Urbana–Champaign, USA NANDITA VIJAYKUMAR, University of Toronto, Canada IVAN FERNANDEZ, University of Malaga, Spain & ETH Zürich, Switzerland MOHAMMAD SADROSADATI, ETH Zürich, Switzerland ONUR MUTLU, ETH Zürich, Switzerland

Step 3: Memory Bottleneck Classification (2/2)

• **Goal:** identify the specific sources of data movement bottlenecks

• Scalability Analysis:

- 1, 4, 16, 64, and 256 out-of-order/in-order host and NDP CPU cores
- 3D-stacked memory as main memory

SAFARI DAMOV-SIM: https://github.com/CMU-SAFARI/DAMOV

DAMOV is Open Source

• We open-source our benchmark suite and our toolchain

Create a new release

Packages

No packages published Publish your first package

Languages

DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is intended to study new architectures, such as near-data processing.

The DAMOV benchmark suite is the first open-source benchmark suite for main memory data movement-related studies, based on our systematic characterization methodology. This suite consists of 144 functions representing different sources of data movement bottlenecks and can be used as a baseline benchmark set for future data-movement mitigation research. The applications in the DAMOV benchmark suite belong to popular benchmark suites, including BWA, Chai, Darknet, GASE, Hardware Effects, Hashjoin, HPCC, HPCG, Ligra, PARSEC, Parboil, PolyBench, Phoenix, Rodinia, SPLASH-2, STREAM.

DAMOV is Open Source

• We open-source our benchmark suite and our toolchain

Code Subscript{old}	🖏 Pull requests 💿 Actions 🔟 Projects 🕕 Security 🗠 Insig	hts 🔯 Settings	
	° main → १°1 branch ाড়ি0 tags	Go to file Add file ▾ ⊻ Code ▾	About DAMOV is a benchmark suite and
		IOV at	
	https://githuh.com/C	MILSAFARI/F	AMOV
		MU-JAPANI/L	
	i≣ README.md	P	🛱 Readme
	DAMOV: A New Methodology and I	// Benchmark Suite for	Readme
	DAMOV: A New Methodology and Evaluating Data Movement Bottlen	// Benchmark Suite for ecks	Readme Releases No releases published
	Evaluating Data Movement Bottlen	Benchmark Suite for ecks	Readme Releases No releases published Create a new release
	EXAMPLE: README.md Image: Book of the second state of the second sta	Benchmark Suite for ecks the study of data movement bottlenecks in as near-data processing.	Releases No releases published Create a new release Packages
	README.md DAMOV: A New Methodology and Exaluating Data Movement Bottlen DAMOV is a benchmark suite and a methodical framework targeting t modern applications. It is intended to study new architectures, such a The DAMOV benchmark suite is the first open-source benchmark suite	Benchmark Suite for ecks the study of data movement bottlenecks in as near-data processing. te for main memory data movement-related	Readme Releases No releases published Create a new release Packages No packages published
	README.md DAMOV: A New Methodology and E Evaluating Data Movement Bottlen DAMOV is a benchmark suite and a methodical framework targeting t modern applications. It is intended to study new architectures, such a The DAMOV benchmark suite is the first open-source benchmark suit studies, based on our systematic characterization methodology. This different sources of data movement bottlenecks and can be used as a statemet.	Benchmark Suite for ecks the study of data movement bottlenecks in as near-data processing. te for main memory data movement-related suite consists of 144 functions representing a baseline benchmark set for future data-	 Readme Releases No releases published Create a new release Packages No packages published Publish your first package
	EADME.md DAMOV: A New Methodology and E Evaluating Data Movement Bottlen DAMOV is a benchmark suite and a methodical framework targeting t modern applications. It is intended to study new architectures, such a The DAMOV benchmark suite is the first open-source benchmark suit studies, based on our systematic characterization methodology. This different sources of data movement bottlenecks and can be used as a movement mitigation research. The applications in the DAMOV bench suites including BWA Chai Darknet GASE Hardware Effects Hachi	Benchmark Suite for ecks the study of data movement bottlenecks in as near-data processing. te for main memory data movement-related suite consists of 144 functions representing a baseline benchmark set for future data- mark suite belong to popular benchmark on HPCC HPCG Ligra PARSEC Parboil	Releases No releases published Create a new release Packages No packages published Publish your first package

More on DAMOV Analysis Methodology & Workloads

https://www.youtube.com/watch?v=GWideVyo0nM&list=PL5Q2soXY2Zi_tOTAYm--dYByNPL7JhwR9&index=3

More on DAMOV Methods & Benchmarks

Geraldo F. Oliveira, Juan Gomez-Luna, Lois Orosa, Saugata Ghose, Nandita Vijaykumar, Ivan fernandez, Mohammad Sadrosadati, and Onur Mutlu,
 "DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks"
 IEEE Access, 8 September 2021.
 Preprint in arXiv, 8 May 2021.
 [arXiv preprint]
 [IEEE Access version]
 [DAMOV Suite and Simulator Source Code]
 [SAFARI Live Seminar Video (2 hrs 40 mins)]
 [Short Talk Video (21 minutes)]

DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks

GERALDO F. OLIVEIRA, ETH Zürich, Switzerland JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland LOIS OROSA, ETH Zürich, Switzerland SAUGATA GHOSE, University of Illinois at Urbana–Champaign, USA NANDITA VIJAYKUMAR, University of Toronto, Canada IVAN FERNANDEZ, University of Malaga, Spain & ETH Zürich, Switzerland MOHAMMAD SADROSADATI, ETH Zürich, Switzerland ONUR MUTLU, ETH Zürich, Switzerland

Research Tools PNM: Samsung HBM-PIM

https://github.com/SAITPublic/PIMSimulator

SAITPublic / PIMSin	mulator Public			🗘 Notifications	
<> Code () Issues 14	1 Pull requests 2 🕞 Actions 🖽 Project	ts 🛈 Security 🗠 Insights			
	🐉 dev 👻 🐉 1 Branch 🚫 Tags	Q Go to file	<> Code -	About	
	🐮 iamshcha Reformat and some fixes 🚥	8a90a6e · 5 months ago	🕒 14 Commits	Processing-In-Memory (PIM) Simulator	
	ata data	Initial commit	2 years ago	▲T View license	
	🖿 dump	Initial commit	2 years ago	 ✓ Activity □ Custom properties 	
	🖿 ini	Initial commit	2 years ago	☆ 126 stars	
	🖿 lib	Initial commit	2 years ago	③ 3 watching	
	src src	Reformat and some fixes	5 months ago	& 42 TORKS Report repository	
	tools/emulator_api	Modified to swap rows only for emulation paths	last year		
	🗋 .gitignore	Initial commit	2 years ago	Releases	
	LICENSE-DRAMSIM2	Initial commit	2 years ago	No releases published	
	LICENSE-PIMSimulator	Initial commit	2 years ago	Packages No packages published	
	C README.md	Modified the prerequisite installation method	9 months ago		
	C Sconstruct	Initial commit	2 years ago	Languages	
	🗋 system_hbm.ini	Initial commit	2 years ago	 C++ 99.6% Python 0.4% 	
	system_hbm_1ch.ini	Initial commit	2 years ago	1000 - 1000 - 50000000 - 50000000	
	🕒 system_hbm_64ch.ini	Initial commit	2 years ago		

Research Tools PNM: UPMEM PIM (I)

https://github.com/VIA-Research/uPIMulator

README
 MIT license

Introduction

Welcome to the uPIMulator Framework Documentation!

This documentation serves as your comprehensive guide to the uPIMulator framework, catering to both novice and experienced researchers. Here, you'll find the resources necessary to leverage uPIMulator effectively for your research projects.

We provide in-depth coverage of uPIMulator's features, from foundational concepts to advanced functionalities. Explore this documentation to unlock the full potential of uPIMulator and elevate your research endeavors.

:=

https://ieeexplore.ieee.org/document/10476411/

2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)

Pathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology

Bongjoon Hyun Taehun Kim Dongjae Lee Minsoo Rhu KAIST {bongjoon.hyun, taehun.kim, dongjae.lee, mrhu}@kaist.ac.kr 2nd Workshop on Memory-Centric Computing: Processing-Near-Memory - Part I

Dr. Geraldo F. Oliveira https://geraldofojunior.github.io

ICS 2025 08 June 2025

ETH zürich