## PuDHammer

Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips

#### İsmail Emir Yüksel

#### Akash Sood Ataberk Olgun Oğuzhan Canpolat Haocong Luo Nisa Bostancı Mohammad Sadrosadati Giray Yağlıkçı Onur Mutlu

**ETH** zürich



## **Executive Summary**

Motivation: Processing-using-DRAM (PuD) alleviates data movement bottlenecks

- DRAM can perform many PuD operations by activating multiple DRAM rows in quick succession or simultaneously (i.e., multiple-row activation)
- Modern DRAM is subject to read disturbance (e.g., RowHammer)
  - Repeatedly activating even a single row induces bitflips in unaccessed rows

**Problem:** No prior work study the read disturbance effects of multiple-row activation

Goal: Understand and analyze read disturbance effects of multiple-row activation

**Experimental Study:** 316 COTS DDR4 chips from four major manufacturers to study read disturbance effects of multiple-row activation, which we call PuDHammer

- PuDHammer significantly exacerbates DRAM read disturbance, causing up to 158.58x reduction in min. hammer count to induce first bitflip (HC<sub>first</sub>)
- PuDHammer bypasses in-DRAM RowHammer mitigation in DDR4 and induces 11340x more bitflips than RowHammer

Mitigation: We adapt Per Row Activation Counting (PRAC) for PuDHammer

• Adapted PRAC solution incurs an average system performance overhead of 48.26%

## Outline

Background

**Problem & Goal** 

**Testing Infrastructure** 

**Read Disturbance Effect of CoMRA** 

**Read Disturbance Effect of SiMRA** 

Mitigating PuDHammer

Conclusion



## Outline

#### Background

**Problem & Goal** 

**Testing Infrastructure** 

**Read Disturbance Effect of CoMRA** 

**Read Disturbance Effect of SiMRA** 

Mitigating PuDHammer

Conclusion



## **Data Movement Bottleneck**

- Today's computing systems are processor centric
- All data is processed in the processor  $\rightarrow$  at great system cost



More than 60% of the total system energy is spent on data movement<sup>1</sup>

## **DRAM Organization**





## **DRAM** Operation



**ACTIVATE (ACT):** 

Fetch the row's content into the sense amplifiers



Column Access (RD/WR):

**2** Read/Write the target column and drive to I/O

**PRECHARGE (PRE):** Prepare the bank for a new ACTIVATE



## **Processing-using-DRAM (PuD)**

**Processing-using-DRAM** uses the analog operational principles of DRAM cells to perform computation

Multiple-row activation is a key technique to realize many PuD operations



## **Processing-using-DRAM (PuD)**

Multiple-row activation is a key technique to realize many PuD operations

- 1. Consecutive Multiple-Row Activation (CoMRA)
- 2. Simultaneous Multiple-Row Activation (SiMRA)



### **Consecutive Multiple-Row Activation**



### **Consecutive Multiple-Row Activation**



### **Consecutive Multiple-Row Activation**



### **Simultaneous Multiple-Row Activation**

Activating two rows in **quick succession** can **simultaneously** activate **multiple rows in a subarray** 







### Example: In-DRAM Majority-of-Three (MAJ3)



## **Read Disturbance in DRAM**

- Unfortunately, even activating a single DRAM row disturbs the data-integrity of other unaccessed DRAM rows
- Prominent example: RowHammer



Repeatedly **opening (activating)** and **closing** a DRAM row **many times** causes **RowHammer bitflips** in adjacent rows

## Outline

Background

**Problem & Goal** 

**Testing Infrastructure** 

**Read Disturbance Effect of CoMRA** 

**Read Disturbance Effect of SiMRA** 

Combined Effect of CoMRA, SiMRA, and RowHammer

Conclusion



#### Problem

#### No prior work **investigates** the **read disturbance effects of multiple-row activation**

#### Goal

# Understand how multiple-row activation affect read disturbance vulnerability in DRAM



## Outline

Background

**Problem & Goal** 

**Real DRAM Chip Testing Infrastructure** 

**Read Disturbance Effect of CoMRA** 

**Read Disturbance Effect of SiMRA** 

Mitigating PuDHammer

Conclusion



### **DRAM Bender: DRAM Testing Infrastructure**

Fine-grained control over DRAM commands, timings, temperature, and voltage



## **DRAM Chips Tested**

- 316 DDR4 chips from four major DRAM manufacturers
- Covers different die revisions and chip densities

Chip Mfr.	#Modules	#Chips	Die Rev.	Density	Org.
	1	8	А	4Gb	x8
SK Hynix	8	64	А	8Gb	x8
	2	16	С	16Gb	x8
	6	48	D	8Gb	x8
	1	8	В	4Gb	x8
Micron	4	32	E	16Gb	x16
	4	32	F	16Gb	x8
	2	16	R	8Gb	x8
	1	8	А	16Gb	x8
	5	40	В	16Gb	x8
Samsung	1	4	С	4Gb	x16
	1	8	С	16Gb	x8
	1	8	E	4Gb	x8
Nanya	3	24	С	8Gb	x8

## Outline

Background

**Problem & Goal** 

**Testing Infrastructure** 

**Read Disturbance Effect of CoMRA** 

**Read Disturbance Effect of SiMRA** 

Mitigating PuDHammer

Conclusion



### **Recall: CoMRA**



## Hammering with CoMRA



**DRAM Subarray** 

**DRAM Subarray** 

## **Characterization Methodology**

- Carefully sweep
  - Row addresses: src and dst
  - Timing parameters: Between ACT → PRE and PRE → ACT
  - Data Pattern: 0x00, 0xFF, 0xAA, and 0x55
  - Temperature (°C): 50, 60, 70, and 80



### **Read Disturbance Vulnerability Metric: HC**<sub>first</sub>

The minimum hammer count required to induce the first bitflip





### **Double-Sided CoMRA vs. RowHammer (I)**



Double-sided CoMRA decreases lowest HC<sub>first</sub> by 13.98x compared to double-sided RowHammer

Lowest HC<sub>first</sub> reduction trend consistent across all four manufacturer

### **Double-Sided CoMRA vs. RowHammer (II)**



### **Double-Sided CoMRA vs. RowHammer (II)**



Double-sided CoMRA decreases HC<sub>first</sub> for a large fraction of rows compared to double-sided RowHammer

### **Double-Sided CoMRA vs. RowHammer**



#### **Key Takeaway**

**CoMRA** exacerbates **DRAM**'s vulnerability

to read disturbance in all four major manufacturers

## Outline

Background

**Problem & Goal** 

**Testing Infrastructure** 

**Read Disturbance Effect of CoMRA** 

**Read Disturbance Effect of SiMRA** 

Mitigating PuDHammer

Conclusion



#### **Recall: SiMRA**

Activating two rows in **quick succession** can **simultaneously** activate **multiple rows in a subarray** 







## **Characterization Methodology**

- Carefully sweep
  - Row addresses: Row A and Row B
  - Timing parameters: Between ACT → PRE and PRE → ACT
  - Data Pattern: 0x00, 0xFF, 0xAA, and 0x55
  - Temperature (°C): 50, 60, 70, and 80



### **Double-Sided SiMRA vs. RowHammer (I)**



Double-sided SiMRA decreases lowest HC<sub>first</sub> by 159x compared to double-sided RowHammer

Lowest HC<sub>first</sub> reduction trend consistent across all tested number of simultaneously activated rows

### **Double-Sided SiMRA vs. RowHammer (II)**





### **Double-Sided SiMRA vs. RowHammer (II)**



#### **Double-sided SiMRA**

significantly decreases HC<sub>first</sub> for a majority of rows compared to double-sided RowHammer

### **Double-sided SiMRA vs. RowHammer**



#### **Key Takeaway**

SiMRA drastically exacerbates DRAM's vulnerability to read disturbance


# Outline

Background

**Problem & Goal** 

**Testing Infrastructure** 

**Read Disturbance Effect of CoMRA** 

**Read Disturbance Effect of SiMRA** 

**Mitigating PuDHammer** 

Conclusion



# **Mitigating PuDHammer**

### Analyze the effectiveness of existing in-DRAM RowHammer mitigation against PuDHammer



Adapt RowHammer mitigations to account for against PuDHammer



# **Mitigating PuDHammer**

### Analyze the effectiveness of existing in-DRAM RowHammer mitigation against PuDHammer



Adapt RowHammer mitigations to account for against PuDHammer



# **Target Row Refresh (TRR)**

DRAM vendors equip their DRAM chips with a *proprietary* mitigation mechanisms known as **Target Row Refresh (TRR)** 

Key Idea: TRR refreshes nearby rows upon detecting an aggressor row



## **Reverse Engineering TRR**

Hassan et al., "<u>Uncovering In-DRAM RowHammer Protection Mechanisms:</u> <u>A New Methodology, Custom RowHammer Patterns, and Implications</u>," in MICRO, 2021.

#### Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications

Hasan Hassan <sup>†</sup>	Yahya Can Tuğrul <sup>†‡</sup>	Jeremie S. Kin	$h^{\dagger}$ Victor van der Veen <sup><math>\sigma</math></sup>
	Kaveh Razavi <sup>†</sup>	Onur Mutlu <sup>†</sup>	*
†ETH Zürich	<sup>‡</sup> TOBB University of Economics	& Technology	$^{\sigma}Qualcomm$ Technologies Inc.

# **Key idea:** Use data retention failures as a side channel to detect when a row is refreshed by on-die mitigation

()	CMU-SAFARI / U-TRR	pe 🕖 to search	>_   (+ • ) () [1]	
de	🖸 Issues 🕦 🏗 Pull requests 💿 Actions 🖽 Projects 🖽 Wiki 😲 Security 🗠 Insights			
		O Unwatch (7	♥ Fork 0 ▼ ☆ Star 7 ▼	
	Image: Second system <th>&lt;&gt; Code •</th> <th>About</th>	<> Code •	About	
	arthasSin adding more info on the DRAM modules tested in the paper 23e2efb on Nov 15, 2022	2 🖸 2 commits	Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A	
	RowHammerAttacker initial commit	9 months ago	New Methodology, Custom RowHammer	

# **PuDHammer in the presence of TRR**



CoMRA induces 1.10x more bitflips than RowHammer on average in the presence of TRR

# **PuDHammer in the presence of TRR**





SiMRA induces 11340x more bitflips than RowHammer on average in the presence of TRR

# **Mitigating PuDHammer**

### Analyze the effectiveness of existing in-DRAM RowHammer mitigation against PuDHammer



Adapt RowHammer mitigations to account for against PuDHammer



# **Mitigating PuDHammer**

### Analyze the effectiveness of existing in-DRAM RowHammer mitigation against PuDHammer

2

Adapt RowHammer mitigations to account for against PuDHammer



### **Adapting RowHammer Mitigations for PuDHammer**

### A Naïve Approach (PRAC-Naïve)

Reducing RowHammer threshold to SiMRA's lowest observed HCfirst

### Weighted Counting (PRAC-WC)

Count each operation differently depending on their lowest observed HCfirst



# Methodology

• Environment: Cycle-level DRAM simulator Ramulator2 [Kim+ CAL'15, Luo+ CAL'23]

#### System Configuration:

Processor	4-core, out-of-order, 4.2GHz clock frequency	
DRAM	DDR5, 1 channel, 2 rank/channel, 8 bank groups,	
	4 banks/bank group, 128K rows/bank	
Memory Ctrl.	64-entry read and write requests queues,	
	Scheduling policy: FR-FCFS with a column cap of 4	
PRAC	4 RFMs per Back-off	
PIM Unit	1-core, issues CoMRA & SiMRA operations with a fixed inverta	

#### • Workloads:

- 60 five-core five-core multiprogrammed workload mixes.
- Each mix is composed of
  - four workloads from five major benchmark suites and
  - one synthetic workload that periodically performs back-to-back one SiMRA with 32-row activation and one CoMRA operation

# **Weighted Speedup Results**



# Weighted Speedup Results



PRAC-WC incurs an average (maximum) performance overhead of 48.26% (98.83%).

# **More in the Paper**

#### More characterization results

- Temperature, spatial variation, timing parameters, access pattern, data pattern, aggressor row on time analyses for CoMRA and SiMRA
- Combined Read Disturbance Effect of RowHammer with PuD
  - Combined pattern is more effective than RowHammer alone (e.g., 1.66x reduction in HCfirst on average)

- Details and analyses on mitigating PuDHammer
  - Discussion on how modifying DRAM chips could help mitigating PuDHammer
  - More details on PRAC adaptation
    - Challenges on adapting for PuDHammer
    - An area-efficient PRAC solution



## Available on arXiv

#### PuDHammer: Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips

İsmail Emir Yüksel F. Nisa Bostancı

Akash Sood Ataberk Ol Mohammad Sadrosadati

Ataberk Olgun Oğuzhan Can Sadrosadati A. Giray Yağlıkçı

Oğuzhan Canpolat Haocong Luo Giray Yağlıkcı Onur Mutlu

#### ETH Zürich

Processing-using-DRAM (PuD) is a promising paradigm for alleviating the data movement bottleneck using a DRAM array's massive internal parallelism and bandwidth to execute very wide data-parallel operations. Performing a PuD operation involves activating multiple DRAM rows in quick succession or simultaneously, i.e., multiple-row activation. Multiple-row activation is fundamentally different from conventional memory access patterns that activate one DRAM row at a time. However, repeatedly activating even one DRAM row (e.g., RowHammer) can induce bitflips in unaccessed DRAM rows because modern DRAM is subject to read disturbance, a worsening safety, security, and reliability issue. Unfortunately, no prior work investigates the effects of multiple-row activation, as commonly used by PuD operations, on DRAM read disturbance.

In this paper, we present the first characterization study of read disturbance effects of multiple-row activation-based PuD (which we call PuDHammer) using 316 real DDR4 DRAM chips from four major DRAM manufacturers. Our detailed characterization results covering various operational conditions and parameters (i.e., temperature, data patterns, access patterns, timing parameters, CPU and GPU) [1, 2]. Unfortunately, this data movement is a major bottleneck that consumes a large fraction of execution time and energy in many modern applications [1– 28]. Processing-using-DRAM (PuD) [29–34] is a promising paradigm that can alleviate the data movement bottleneck. PuD uses the analog operational properties of the DRAM array circuitry to enable massively parallel in-DRAM computation (i.e., PuD operations), which can be used to accelerate important applications including databases and web search [29, 30, 32, 35–43], data analytics [29, 44–48], graph processing [32, 48–51], genome analysis [52–57], cryptography [58, 59], hyper-dimensional computing [60–62], and generative AI [63–72].

A wide variety of PuD operations (e.g., in-DRAM data copy and bulk bitwise operations) rely on a key PuD technique called *multiple-row activation*, which accesses (activates) multiple DRAM rows in quick succession or simultaneously [29–32, 40, 73–84]. Multiple-row activation is fundamentally different from conventional DRAM operations that access only a *single* DRAM row at a time.

### https://arxiv.org/pdf/2506.12947

# Outline

Background

**Problem & Goal** 

**Testing Infrastructure** 

**Read Disturbance Effect of CoMRA** 

**Read Disturbance Effect of SiMRA** 

Mitigating PuDHammer

Conclusion



# Conclusion

We extensively study the interaction between read disturbance and multiple-row activation-based Processing-using-DRAM operations

We characterize 316 DDR4 chips from four major manufacturers

- PuDHammer **significantly exacerbates** the **DRAM read vulnerability** (e.g., HCfirst reduces from 4K to 26)
- PuDHammer **bypasses in-DRAM RowHammer mitigation** (TRR) and induces **11340x more bitflips** than RowHammer

We adapt Per Row Activation Counting (PRAC) for PuDHammer

• Incurs **48.26% performance overhead** on average across 60 multiprogrammed workload mixes

We hope our findings guide system-level and architectural solutions to enable read-disturbance-resilient future PuD systems.

# PuDHammer

Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips

### İsmail Emir Yüksel

### Akash Sood Ataberk Olgun Oğuzhan Canpolat Haocong Luo Nisa Bostancı Mohammad Sadrosadati Giray Yağlıkçı Onur Mutlu

**ETH** zürich



# PuDHammer

Experimental Analysis of Read Disturbance Effects of Processing-using-DRAM in Real DRAM Chips

### **Backup Slides**

### İsmail Emir Yüksel

### Akash Sood Ataberk Olgun Oğuzhan Canpolat Haocong Luo Nisa Bostancı Mohammad Sadrosadati Giray Yağlıkçı Onur Mutlu

ETHzürich



### Per Row Activation Counting in DDR5 (April 2024)





# **Adapting PRAC for PuDHammer**

### **A Naïve Approach**

Reducing RowHammer threshold to SiMRA's lowest observed HCfirst

### **Weighted Counting**

Count each operation differently depending on their lowest observed HCfirst



# A Naïve Approach (PRAC-Naïve)

### **Lowest HCfirst for tested DRAM chips**













### Limitations of Tested COTS DRAM Chips (I)

#### • Some COTS DRAM chips do not support all in-DRAM operations

- We do not observe simultaneous multiple-row activation in all tested Samsung chips
- <u>Hypothesis</u>
  - Internal DRAM circuitry ignores the PRE command or the second ACT command when the timing parameters are greatly violated

If such a limitation were not imposed, we believe these DRAM chips are also fundamentally capable of performing the operations we examine in this work



### Limitations of Tested COTS DRAM Chips (II)

- Tested COTS DRAM chips support only consecutive two row activation and simultaneous activation of 2, 4, 8, 16, and 32 rows
  - <u>Hypothesis</u>
    - This is due to our current infrastructure limitations, where we can issue DRAM commands at intervals of only 1.5ns.
    - Having fine-grained control on timing would allow us to deassert/assert desired intermediate signals in the row decoder circuitry



## In-DRAM Row-Copy (RowClone)



## In-DRAM Row-Copy (RowClone)





# **Aggressor Row On Time & RowPress**



Instead of using a high hammer count,

Importance increase the time that the aggressor row stays open

#### SAFARI

[Luo+, ISCA'23]

# CoMRA (w/ increased tAggOn)





### CoMRA (w/ Aggressor Row On Time) vs RowPress



### CoMRA (w/ Aggressor Row On Time) vs RowPress



#### **Trend consistent across all four manufacturer:**

Increasing tAggOn significantly reduces HCfirst for both CoMRA and RH/RP

### CoMRA (w/ Aggressor Row On Time) vs RowPress



### Key Takeaway 2

# Pressing with CoMRA is more effective than hammering with CoMRA

### **Impact of the Data Pattern**



### **Impact of the Data Pattern**



### **Impact of the Data Pattern**



Trend consistent across all tested number of simultaneously activated rows

### Key Takeaway 2

SiMRA is significantly affected by data pattern and directionality of SiMRA and RowHammer bitflips are opposite

# **PuDHammer in the presence of TRR**


## **PuDHammer in the presence of TRR**













