

Processing-Using-Memory

Exploiting the Analog Operational Properties of Memory Components

Geraldo F. Oliveira

Professor Onur Mutlu

Two PIM Approaches

5.2. Two Approaches: Processing Using Memory (PUM) vs. Processing Near Memory (PNM)

Many recent works take advantage of the memory technology innovations that we discuss in Section 5.1 to enable and implement PIM. We find that these works generally take one of two approaches, which are categorized in Table 1: (1) *processing using memory* or (2) *processing near memory*. We briefly describe each approach here. Sections 6 and 7 will provide example approaches and more detail for both.

Table 1: Summary of enabling technologies for the two approaches to PIM used by recent works. Adapted from [341] and extended.

Approach	Example Enabling Technologies
Processing Using Memory	SRAM DRAM Phase-change memory (PCM) Magnetic RAM (MRAM) Resistive RAM (RRAM)/memristors
Processing Near Memory	Logic layers in 3D-stacked memory Silicon interposers Logic in memory controllers Logic in memory chips (e.g., near bank) Logic in memory modules Logic near caches Logic near/in storage devices

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun,


["A Modern Primer on Processing in Memory"](#)
Invited Book Chapter in [Emerging Computing: From Devices to Systems - Looking Beyond Moore and Von Neumann](#), Springer, 2022.
[\[Tutorial Video on "Memory-Centric Computing Systems"\]](#) (1 hour 51 minutes)

Processing-Using-Memory (PUM)


- PUM: Exploits analog operational principles of the memory circuitry to perform computation
 - Exploits internal connectivity to move data
 - Leverages the large internal bandwidth and parallelism available inside the memory arrays
- A common approach for PUM architectures is to perform bulk bitwise operations
 - Simple logical operations (e.g., AND, OR, XOR)
 - More complex operations (e.g., addition, multiplication)

DRAM Operation

Inside a DRAM Chip



DRAM Cell Operation




1. ACTIVATE (ACT)


2. READ/WRITE

3. PRECHARGE (PRE)


DRAM Cell Operation (I)



DRAM Cell Operation (II)




DRAM Cell Operation (III)




Starting Simple: Data Copy and Initialization

Starting Simple: Data Copy and Initialization

**Bulk Data
Copy**



**Bulk Data
Initialization**



Bulk Data Copy and Initialization

The Impact of Architectural Trends on Operating System Performance

Mendel Rosenblum, Edouard Bugnion, Stephen Alan Herrod,
Emmett Witchel, and Anoop Gupta

Hardware Support for Bulk Data Movement in Server Platforms

Li Zhao[†], Ravi Iyer[‡] Srihari Makineni[‡], Laxmi Bhuyan[†] and Don Newell[‡]

[†]Department of Computer Science and Engineering, University of California, Riverside, CA 92521

Email: {zhao, bhuyan}@cs.ucr.edu

[‡]Communications Technology Lab, Intel C

Architecture Support for Improving Bulk Memory Copying and Initialization Performance

Xiaowei Jiang, Yan Solihin

Dept. of Electrical and Computer Engineering
North Carolina State University
Raleigh, USA


Li Zhao, Ravishankar Iyer

Intel Labs
Intel Corporation
Hillsboro, USA


S
?

Starting Simple: Data Copy and Initialization


memmove & memcpy: 5% cycles in Google's datacenter [Kanев+ ISCA'15]



Forking



Zero initialization
(e.g., security)



Checkpointing



**VM Cloning
Deduplication**




Page Migration

• • •

Many more

Today's Systems: Bulk Data Copy




1046ns, 3.6uJ (for 4KB page copy via DMA)

Future Systems: In-Memory Copy

3) No cache pollution

1) Low latency




2) Low bandwidth utilization

4) No unwanted data movement


1046ns, 3.6uJ → 90ns, 0.04uJ

RowClone: In-DRAM Row Copy




11.6X latency reduction, 74X energy reduction


RowClone: In-DRAM Row Copy (I)



RowClone: In-DRAM Row Copy (II)




RowClone: Intra-Subarray (II)



1. **Activate** src row (copy data from src to row buffer)
2. **Activate** dst row (disconnect src from row buffer, connect dst – copy data from row buffer to dst)


RowClone: Inter-Bank




Overlap the latency of the read and the write
1.9X latency reduction, 3.2X energy reduction

Generalized RowClone

0.01% area cost




RowClone: Latency and Energy Savings




Seshadri et al., "RowClone: Fast and Efficient In-DRAM Copy and Initialization of Bulk Data," MICRO 2013

RowClone: Fast Row Initialization




Fix a row at Zero
(0.5% loss in capacity)

Copy and Initialization in Workloads



RowClone: Application Performance



More on RowClone

- Vivek Seshadri, Yoongu Kim, Chris Fallin, Donghyuk Lee, Rachata Ausavarungnirun, Gennady Pekhimenko, Yixin Luo, Onur Mutlu, Michael A. Kozuch, Phillip B. Gibbons, and Todd C. Mowry,

[**"RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization"**](#)

Proceedings of the [*46th International Symposium on Microarchitecture*](#) (**MICRO**), Davis, CA, December 2013. [[Slides \(pptx\) \(pdf\)](#)] [[Lightning Session Slides \(pptx\) \(pdf\)](#)] [[Poster \(pptx\) \(pdf\)](#)]

RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization

Vivek Seshadri
vseshadr@cs.cmu.edu

Yoongu Kim
yoongukim@cmu.edu

Chris Fallin*
cfallin@c1f.net

Donghyuk Lee
donghyuk1@cmu.edu

Rachata Ausavarungnirun
rachata@cmu.edu

Gennady Pekhimenko
gpekhime@cs.cmu.edu

Yixin Luo
yixinluo@andrew.cmu.edu

Onur Mutlu
onur@cmu.edu

Phillip B. Gibbons†
phillip.b.gibbons@intel.com




Michael A. Kozuch†
michael.a.kozuch@intel.com

Todd C. Mowry
tcm@cs.cmu.edu

Carnegie Mellon University †Intel Pittsburgh

Lecture on RowClone & Processing using DRAM

Mindset: Memory as an Accelerator



Memory similar to a “conventional” accelerator

zoom



43:48 / 2:03:45

DEPARTMENT OF INFORMATION TECHNOLOGY AND ELECTRICAL ENGINEERING (D-ITET)

Seminar in Computer Arch. - Meeting 3: RowClone: In-Memory Data Copy and Initialization (Fall 2021)

292 views • Streamed live on Oct 7, 2021

21 likes 0 dislikes SHARE SAVE ...





Onur Mutlu Lectures
19.1K subscribers

SUBSCRIBED




Generalized RowClone

0.01% area cost




Moving Data Inside DRAM?



Goal: Provide a new substrate to enable wide connectivity between subarrays

Key Idea and Applications

- **Low-cost Inter-linked subarrays (LISA)**
 - Fast bulk data movement between subarrays
 - Wide datapath via isolation transistors: 0.8% DRAM chip area
- LISA is a **versatile substrate** → new applications
 - Fast bulk data copy: Copy latency 1.363ms → 0.148ms (**9.2x**)
→ 66% speedup, -55% DRAM energy
 - In-DRAM caching: Hot data access latency 48.7ns → 21.5ns (**2.2x**)
→ 5% speedup
 - Fast precharge: Precharge latency 13.1ns → 5.0ns (**2.6x**)
→ 8% speedup



More on LISA

- Kevin K. Chang, Prashant J. Nair, Saugata Ghose, Donghyuk Lee, Moinuddin K. Qureshi, and Onur Mutlu,

"Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM"

Proceedings of the 22nd International Symposium on High-Performance Computer Architecture (HPCA), Barcelona, Spain, March 2016.

[Slides (pptx) (pdf)]

[Source Code]

Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM

Kevin K. Chang[†], Prashant J. Nair^{*}, Donghyuk Lee[†], Saugata Ghose[†], Moinuddin K. Qureshi^{*}, and Onur Mutlu[†]

[†]*Carnegie Mellon University* ^{*}*Georgia Institute of Technology*

FIGARO: Fine-Grained In-DRAM Copy

- Yaohua Wang, Lois Orosa, Xiangjun Peng, Yang Guo, Saugata Ghose, Minesh Patel, Jeremie S. Kim, Juan Gómez Luna, Mohammad Sadrosadati, Nika Mansouri Ghiasi, and Onur Mutlu,

"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching"

Proceedings of the 53rd International Symposium on Microarchitecture (MICRO), Virtual, October 2020.

FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching

Yaohua Wang^{*} Lois Orosa[†] Xiangjun Peng^{○*} Yang Guo^{*} Saugata Ghose^{◇‡} Minesh Patel[†]
Jeremie S. Kim[†] Juan Gómez Luna[†] Mohammad Sadrosadati[§] Nika Mansouri Ghiasi[†] Onur Mutlu^{†‡}

^{*}National University of Defense Technology [†]ETH Zürich [○]Chinese University of Hong Kong


[◇]University of Illinois at Urbana–Champaign [‡]Carnegie Mellon University [§]Institute of Research in Fundamental Sciences

In-Memory Bulk Bitwise Operations

In-Memory Bulk Bitwise Operations

- We can support in-DRAM COPY, ZERO, AND, OR, NOT, MAJ
- At low cost
- Using inherent analog computation capability of DRAM
 - Idea: activating multiple rows performs computation
- 30-60X performance and energy improvement
 - Seshadri+, “Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology,” MICRO 2017.
- New memory technologies enable even more opportunities
 - Memristors, resistive RAM, phase change memory, STT-MRAM, ...
 - Can operate on data with minimal movement

Triple-Row Activation: Majority Function (I)




Triple-Row Activation: Majority Function (II)

1. ACTIVATE three rows simultaneously
→ triple-row activation


$$\text{MAJ}(A, B, C) =$$
$$\text{MAJ}(V_{dd}, V_{dd}, 0) = V_{dd}$$

3. values in cells A, B, C will be overwritten with the majority output


4. PRECHARGE bitline for next access



Ambit: In-DRAM Bulk Bitwise AND/OR



Ambit: Subarray Organization



**Less than 1% of overhead
in existing DRAM chips**

sense amplifiers

More on In-DRAM Bulk AND/OR

- Vivek Seshadri, Kevin Hsieh, Amirali Boroumand, Donghyuk Lee, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry,
"Fast Bulk Bitwise AND and OR in DRAM"
IEEE Computer Architecture Letters (CAL), April 2015.

Fast Bulk Bitwise AND and OR in DRAM

Vivek Seshadri*, Kevin Hsieh*, Amirali Boroumand*, Donghyuk Lee*,
Michael A. Kozuch†, Onur Mutlu*, Phillip B. Gibbons†, Todd C. Mowry*

*Carnegie Mellon University †Intel Pittsburgh

In-DRAM NOT: Dual Contact Cell




Figure 5: A dual-contact cell connected to both ends of a sense amplifier

Idea:
Feed the negated value
in the sense amplifier
into a special row

In-DRAM NOT Operation




Figure 5: Bitwise NOT using a dual contact capacitor

Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations using Commodity DRAM Technology," MICRO 2017

Performance: In-DRAM Bitwise Operations





Figure 9: Throughput of bitwise operations on various systems.

Energy of In-DRAM Bitwise Operations

	Design	not	and/or	nand/nor	xor/xnor
DRAM & Channel Energy (nJ/KB)	DDR3 Ambit (↓)	93.7 1.6 59.5X	137.9 3.2 43.9X	137.9 4.0 35.1X	137.9 5.5 25.1X

Table 3: Energy of bitwise operations. (↓) indicates energy reduction of Ambit over the traditional DDR3-based design.

Bulk Bitwise Operations in Workloads



[1] Li and Patel, BitWeaving, SIGMOD 2013

[2] Goodwin+, BitFunnel, SIGIR 2017

Example Data Structure: Bitmap Index

- Alternative to B-tree and its variants
- Efficient for performing *range queries* and *joins*
- Many bitwise operations to perform a query

$\text{age} < 18$ $18 < \text{age} < 25$ $25 < \text{age} < 60$ $\text{age} > 60$



Performance: Bitmap Index on Ambit




Figure 10: Bitmap index performance. The value above each bar indicates the reduction in execution time due to Ambit.

>5.4-6.6X Performance Improvement

Performance: BitWeaving on Ambit




Figure 11: Speedup offered by Ambit over baseline CPU with SIMD for BitWeaving

Seshadri+, "Ambit: In-Memory Accelerator for Bulk Bitwise Operations using Commodity DRAM Technology," MICRO 2017

More on In-DRAM Bitwise Operations

- Vivek Seshadri et al., “[Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology](#),” MICRO 2017.

Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology

Vivek Seshadri^{1,5} Donghyuk Lee^{2,5} Thomas Mullins^{3,5} Hasan Hassan⁴ Amirali Boroumand⁵
Jeremie Kim^{4,5} Michael A. Kozuch³ Onur Mutlu^{4,5} Phillip B. Gibbons⁵ Todd C. Mowry⁵

¹Microsoft Research India ²NVIDIA Research ³Intel ⁴ETH Zürich ⁵Carnegie Mellon University

More on In-DRAM Bulk Bitwise Execution

- Vivek Seshadri and Onur Mutlu,
"In-DRAM Bulk Bitwise Execution Engine"
Invited Book Chapter in *Advances in Computers*, 2020.
[Preliminary arXiv version]

In-DRAM Bulk Bitwise Execution Engine

Vivek Seshadri

Microsoft Research India

visesha@microsoft.com

Onur Mutlu

ETH Zürich

onur.mutlu@inf.ethz.ch

A Framework for PUM in DRAM

PUM: Prior Works

- DRAM and other memory technologies that are capable of performing **computation using memory**

Shortcomings:

- Support **only basic** operations (e.g., Boolean operations, addition)
 - Not widely applicable
- Support a **limited** set of operations
 - Lack the flexibility to support new operations
- Require **significant changes** to the DRAM
 - Costly (e.g., area, power)

PuM: Prior Works

- DRAM and other memory technologies that are capable of performing **computation using memory**

Shortcomings:

- Support **only basic** operations (e.g., Boolean operations, addition)

Need a framework that aids **general adoption of PuM**, by:

- Efficiently implementing **complex operations**
- Providing flexibility to support **new operations**

Our Goal

Goal: Design a PuM framework that

- Efficiently implements complex operations
- Provides the flexibility to support new desired operations
- Minimally changes the DRAM architecture


Key Idea

- **SIMDRAM:** An end-to-end processing-using-DRAM framework that provides the programming interface, the ISA, and the hardware support for:
 - Efficiently computing complex operations in DRAM
 - Providing the ability to implement arbitrary operations as required
 - Using an in-DRAM massively-parallel SIMD substrate that requires minimal changes to DRAM architecture

SIMDRAM: PUM Substrate


- SIMDRAM framework is built around a DRAM substrate that enables two techniques:

(1) Vertical data layout



(2) Majority-based computation

$$C_{out} = AB + AC_{in} + BC_{in}$$



Pros compared to the conventional **horizontal layout:**


- Implicit shift operation
- Massive parallelism

Pros compared to **AND/OR/NOT-based computation:**


- Higher performance
- Higher throughput
- Lower energy consumption

SIMDRAM Framework


User Input




Step 1: Generate MAJ logic




Step 2: Generate sequence of DRAM commands





SIMDRAM Output




User Input





Step 3: Execution according to μ Program





SIMDRAM Output





SIMDRAM Framework: Step 1




Step 1: Naïve MAJ/NOT Implementation




output is “1” only when $A = B = “1”$



output is “0” only when $A = B = “0”$




Part 1




Naïvely converting AND/OR/NOT-implementation to MAJ/NOT-implementation leads to an unoptimized circuit

Step 1: Efficient MAJ/NOT Implementation



Greedy
optimization
algorithm⁴



Part 2



Step 1 generates an optimized
MAJ/NOT-implementation of the desired operation

⁴ L. Amarù et al, "Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization", DAC, 2014.

SIMDRAM Framework: Step 2



Step 2: μProgram Generation

- **μProgram:** A series of microarchitectural operations (e.g., ACT/PRE) that SIMDRAM uses to execute SIMDRAM operation in DRAM
- **Goal of Step 2:** To generate the μProgram that executes the desired SIMDRAM operation in DRAM

Task 1: Allocate DRAM rows to the operands

Task 2: Generate μProgram

Step 2: μProgram Generation


- **μProgram:** A series of microarchitectural operations (e.g., ACT/PRE) that SIMDRAM uses to execute SIMDRAM operation in DRAM
- **Goal of Step 2:** To generate the μProgram that executes the desired SIMDRAM operation in DRAM

Task 1: Allocate DRAM rows to the operands

Task 2: Generate μProgram


Task 1: Allocating DRAM Rows to Operands

- Allocation algorithm considers two constraints specific to processing-using-DRAM



Task 1: Allocating DRAM Rows to Operands


- Allocation algorithm considers two constraints specific to processing-using-DRAM



Task 1: Allocating DRAM Rows to Operands

- Allocation algorithm:

- Assigns as many inputs as the number of free compute rows
- All three input rows contain the MAJ output and can be reused




Step 2: μProgram Generation

- **μProgram:** A series of microarchitectural operations (e.g., ACT/PRE) that SIMDRAM uses to execute SIMDRAM operation in DRAM
- **Goal of Step 2:** To generate the μProgram that executes the desired SIMDRAM operation in DRAM


Task 1: Allocate DRAM rows to the operands

Task 2: Generate μProgram


Task 2: Generate an initial μ Program




Task 2: Optimize the μ Program




Task 2: Optimize the μ Program



Task 2: Optimize the μ Program




Task 2: Optimize the μ Program




Task 2: Generate N-bit Computation

- Final **μProgram** is optimized and computes the desired operation for operands of N-bit size in a bit-serial fashion





Task 2: Generate μProgram

- **Final μProgram** is optimized and computes the desired operation for operands of N-bit size in a bit-serial fashion




SIMDRAM Framework: Step 3



Step 3: μProgram Execution

- **SIMDRAM control unit:** handles the execution of the μProgram at runtime
- Upon receiving a **bbop instruction**, the control unit:
 1. Loads the μProgram corresponding to SIMDRAM operation
 2. Issues the sequence of DRAM commands (ACT/PRE) stored in the μProgram to SIMDRAM subarrays to perform the in-DRAM operation



System Integration

Efficiently transposing data

Programming interface

Handling page faults, address translation,
coherence, and interrupts

Handling limited subarray size

Security implications

Limitations of our framework

System Integration

Efficiently transposing data

Programming interface

Handling page faults, address translation,
coherence, and interrupts


Handling limited subarray size

Security implications

Limitations of our framework

Transposing Data


- SIMD RAM operates on vertically-laid-out data
- Other system components expect data to be laid out horizontally




Challenging to share data between SIMD RAM and CPU

Transposition Unit

Transposition Unit



Efficiently Transposing Data



Programming Interface

- Four new SIMD RAM ISA extensions

Type	ISA Format
------	------------

Programming Interface

- Four new SIMD RAM ISA extensions

Type	ISA Format
Initialization	bbop_trsp_init address, size, n

Programming Interface

- Four new SIMD RAM ISA extensions

Type	ISA Format
Initialization	bbop_trsp_init address, size, n
1-Input Operation	bbop_op dst, src, size, n

Programming Interface

- Four new SIMD RAM ISA extensions

Type	ISA Format
Initialization	bbop_trsp_init address, size, n
1-Input Operation	bbop_op dst, src, size, n
2-Input Operation	bbop_op dst, src_1, src_2, size, n

Programming Interface

- Four new SIMD RAM ISA extensions

Type	ISA Format
Initialization	bbop_trsp_init address, size, n
1-Input Operation	bbop_op dst, src, size, n
2-Input Operation	bbop_op dst, src_1, src_2, size, n
Predication	bbop_if_else dst, src_1, src_2, select, size, n

Code Using SIMD RAM Instructions

```
1 int size = 65536;
2 int elm_size = sizeof (uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
5 ...
6 for (int i = 0; i < size ; ++ i){
7     bool cond = A[i] > pred[i];
8     if (cond)
9         C [i] = A[i] + B[i];
10    else
11        C [i] = A[i] - B [i];
12 }
```

← C code for vector add/sub
with predicated execution

```
1 int size = 65536;
2 int elm_size = sizeof(uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4
5 bbop_trsp_init(A , size , elm_size);
6 bbop_trsp_init(B , size , elm_size);
7 bbop_trsp_init(C , size , elm_size);
8 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
9 // D, E, F store intermediate data
10 uint8_t *D , *E = (uint8_t *) malloc (size * elm_size);
11 bool *F = (bool *) malloc (size * sizeof(bool));
12 ...
13 bbop_add(D , A , B , size , elm_size);
14 bbop_sub(E , A , B , size , elm_size);
15 bbop_greater(F , A , pred , size , elm_size);
16 bbop_if_else(C , D , E , F , size , elm_size);
```

Equivalent code using
SIMDRAM operations →

Code Using SIMD RAM Instructions

```
1 int size = 65536;
2 int elm_size = sizeof (uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
5 ...
6 for (int i = 0; i < size ; ++ i){
7     bool cond = A[i] > pred[i];
8     if (cond)
9         C [i] = A[i] + B[i];
10    else
11        C [i] = A[i] - B [i];
12 }
```

← C code for vector add/sub
with predicated execution

```
1 int size = 65536;
2 int elm_size = sizeof(uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4
5 bbop_trsp_init(A , size , elm_size);
6 bbop_trsp_init(B , size , elm_size);
7 bbop_trsp_init(C , size , elm_size);
8 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
9 // D, E, F store intermediate data
10 uint8_t *D , *E = (uint8_t *) malloc (size * elm_size);
11 bool *F = (bool *) malloc (size * sizeof(bool));
12 ...
13 bbop_add(D , A , B , size , elm_size);
14 bbop_sub(E , A , B , size , elm_size);
15 bbop_greater(F , A , pred , size , elm_size);
16 bbop_if_else(C , D , E , F , size , elm_size);
```

Equivalent code using
SIMDRAM operations →

Code Using SIMD RAM Instructions

```
1 int size = 65536;
2 int elm_size = sizeof (uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
5 ...
6 for (int i = 0; i < size ; ++ i){
7     bool cond = A[i] > pred[i];
8     if (cond)
9         C [i] = A[i] + B[i];
10    else
11        C [i] = A[i] - B [i];
12 }
```

← C code for vector add/sub with predicated execution

```
1 int size = 65536;
2 int elm_size = sizeof(uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4
5 bbop_trsp_init(A , size , elm_size);
6 bbop_trsp_init(B , size , elm_size);
7 bbop_trsp_init(C , size , elm_size);
8 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
9 // D, E, F store intermediate data
10 uint8_t *D , *E = (uint8_t *) malloc (size * elm_size);
11 bool *F = (bool *) malloc (size * sizeof(bool));
12 ...
13 bbop_add(D , A , B , size , elm_size);
14 bbop_sub(E , A , B , size , elm_size);
15 bbop_greater(F , A , pred , size , elm_size);
16 bbop_if_else(C , D , E , F , size , elm_size);
```

Equivalent code using
SIMDRAM operations →

Code Using SIMD RAM Instructions

```
1 int size = 65536;
2 int elm_size = sizeof (uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
5 ...
6 for (int i = 0; i < size ; ++ i){
7     bool cond = A[i] > pred[i];
8     if (cond)
9         C [i] = A[i] + B[i];
10    else
11        C [i] = A[i] - B [i];
12 }
```

← C code for vector add/sub
with predicated execution

```
1 int size = 65536;
2 int elm_size = sizeof(uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4
5 bbop_trsp_init(A , size , elm_size);
6 bbop_trsp_init(B , size , elm_size);
7 bbop_trsp_init(C , size , elm_size);
8 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
9 // D, E, F store intermediate data
10 uint8_t *D , *E = (uint8_t *) malloc (size * elm_size);
11 bool *F = (bool *) malloc (size * sizeof(bool));
12 ...
13 bbop_add(D , A , B , size , elm_size);
14 bbop_sub(E , A , B , size , elm_size);
15 bbop_greater(F , A , pred , size , elm_size);
16 bbop_if_else(C , D , E , F , size , elm_size);
```

Equivalent code using
SIMDRAM operations →

Code Using SIMD RAM Instructions

```
1 int size = 65536;
2 int elm_size = sizeof (uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
5 ...
6 for (int i = 0; i < size ; ++ i){
7     bool cond = A[i] > pred[i];
8     if (cond)
9         C [i] = A[i] + B[i];
10    else
11        C [i] = A[i] - B [i];
12 }
```

← C code for vector add/sub
with predicated execution

```
1 int size = 65536;
2 int elm_size = sizeof(uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4
5 bbop_trsp_init(A , size , elm_size);
6 bbop_trsp_init(B , size , elm_size);
7 bbop_trsp_init(C , size , elm_size);
8 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
9 // D, E, F store intermediate data
10 uint8_t *D , *E = (uint8_t *) malloc (size * elm_size);
11 bool *F = (bool *) malloc (size * sizeof(bool));
12 ...
13 bbop_add(D , A , B , size , elm_size);
14 bbop_sub(E , A , B , size , elm_size);
15 bbop_greater(F , A , pred , size , elm_size);
16 bbop_if_else(C , D , E , F , size , elm_size);
```

Equivalent code using
SIMDRAM operations →

Code Using SIMD RAM Instructions

```
1 int size = 65536;
2 int elm_size = sizeof (uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
5 ...
6 for (int i = 0; i < size ; ++ i){
7     bool cond = A[i] > pred[i];
8     if (cond)
9         C [i] = A[i] + B[i];
10    else
11        C [i] = A[i] - B [i];
12 }
```

← C code for vector add/sub with predicated execution

```
1 int size = 65536;
2 int elm_size = sizeof(uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4
5 bbop_trsp_init(A , size , elm_size);
6 bbop_trsp_init(B , size , elm_size);
7 bbop_trsp_init(C , size , elm_size);
8 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
9 // D, E, F store intermediate data
10 uint8_t *D , *E = (uint8_t *) malloc (size * elm_size);
11 bool *F = (bool *) malloc (size * sizeof(bool));
12 ...
13 bbop_add(D , A , B , size , elm_size);
14 bbop_sub(E , A , B , size , elm_size);
15 bbop_greater(F , A , pred , size , elm_size);
16 bbop_if_else(C , D , E , F , size , elm_size);
```

Equivalent code using
SIMDRAM operations →

Code Using SIMD RAM Instructions

```
1 int size = 65536;
2 int elm_size = sizeof (uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
5 ...
6 for (int i = 0; i < size ; ++ i){
7     bool cond = A[i] > pred[i];
8     if (cond)
9         C [i] = A[i] + B[i];
10    else
11        C [i] = A[i] - B [i];
12 }
```

← C code for vector add/sub with predicated execution

```
1 int size = 65536;
2 int elm_size = sizeof(uint8_t);
3 uint8_t *A , *B , *C = (uint8_t *) malloc(size * elm_size);
4
5 bbop_trsp_init(A , size , elm_size);
6 bbop_trsp_init(B , size , elm_size);
7 bbop_trsp_init(C , size , elm_size);
8 uint8_t *pred = (uint8_t *) malloc(size * elm_size);
9 // D, E, F store intermediate data
10 uint8_t *D , *E = (uint8_t *) malloc (size * elm_size);
11 bool *F = (bool *) malloc (size * sizeof(bool));
12 ...
13 bbop_add(D , A , B , size , elm_size);
14 bbop_sub(E , A , B , size , elm_size);
15 bbop_greater(F , A , pred , size , elm_size);
16 bbop_if_else(C , D , E , F , size , elm_size);
```

Equivalent code using
SIMDRAM operations →

More in the Paper

- Nastaran Hajinazar, Geraldo F. Oliveira, Sven Gregorio, Joao Dinis Ferreira, Nika Mansouri Ghiasi, Minesh Patel, Mohammed Alser, Saugata Ghose, Juan Gomez-Luna, and Onur Mutlu,

[**"SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM"**](#)

Proceedings of the [26th International Conference on Architectural Support for Programming Languages and Operating Systems \(ASPLOS\)](#), Virtual, 2021

[[2-page Extended Abstract](#)]

[[Short Talk Slides \(pptx\) \(pdf\)](#)]

[[Talk Slides \(pptx\) \(pdf\)](#)]

[[Short Talk Video](#) (5 mins)]

[[Full Talk Video](#) (27 mins)]

SIMDRAM: A Framework for Bit-Serial SIMD Processing using DRAM

*Nastaran Hajinazar^{1,2}

Nika Mansouri Ghiasi¹

*Geraldo F. Oliveira¹

Minesh Patel¹

Juan Gómez-Luna¹

Sven Gregorio¹

Mohammed Alser¹

Onur Mutlu¹

João Dinis Ferreira¹

Saugata Ghose³

¹ETH Zürich

²Simon Fraser University

³University of Illinois at Urbana–Champaign

Methodology: Experimental Setup

- Simulator: gem5
- Baselines:
 - A multi-core CPU (Intel Skylake)
 - A high-end GPU (Nvidia Titan V)
 - Ambit: a state-of-the-art in-memory computing mechanism
- Evaluated SIMDRAm configurations (all using a DDR4 device):
 - 1-bank: SIMDRAm exploits 65'536 SIMD lanes (an 8 kB row buffer)
 - 4-banks: SIMDRAm exploits 262'144 SIMD lanes
 - 16-banks: SIMDRAm exploits 1'048'576 SIMD lanes


Methodology: Workloads

Evaluated:

- 16 complex in-DRAM operations:
 - Absolute
 - Addition/Subtraction
 - BitCount
 - Equality/ Greater/Greater Equal
 - Predication
 - ReLU
 - AND-/OR-/XOR-Reduction
 - Division/Multiplication
- 7 real-world applications
 - BitWeaving (databases)
 - TPH-H (databases)
 - kNN (machine learning)
 - LeNET (neural networks)
 - VGG-13/VGG-16 (neural networks)
 - Brightness (graphics)

Throughput Analysis


Average normalized throughput across all 16 SIMDRAM operations



**SIMDRAM significantly outperforms
all state-of-the-art baselines for a wide range of operations**

Energy Analysis


Average normalized energy efficiency across all 16 SIMDRAM operations



SIMDRAM is **more energy-efficient than
all state-of-the-art baselines for a wide range of operations**

Real-World Application

Average speedup across 7 real-world applications



**SIMDRAM effectively and efficiently accelerates
many commonly-used real-world applications**

More in the Paper

- Evaluation:
 - Reliability
 - Data movement overhead
 - Data transposition overhead
 - Area overhead
 - Comparison to in-cache computing

SIMDRAM: Conclusion

- **SIMDRAM:** An end-to-end processing-using-DRAM framework that provides the programming interface, the ISA, and the hardware support for:
 1. Efficiently computing complex operations
 2. Providing the ability to implement arbitrary operations as required
 3. Using a massively-parallel in-DRAM SIMD substrate
- **Key Results:** SIMDRAM provides:
 - 88x and 5.8x the throughput and 257x and 31x the energy efficiency of a baseline CPU and a high-end GPU, respectively, for 16 in-DRAM operations
 - 21x and 2.1x the performance of the CPU and GPU over seven real-world applications
- **Conclusion:** SIMDRAM is a promising PuM framework
 - Can ease the adoption of processing-using-DRAM architectures
 - Improve the performance and efficiency of processing-using-DRAM architectures

Extending PUM Operations

Limitations of Processing-using-DRAM


Data Movement	<i>RowClone, Seshadri+ 2013</i> <i>LISA, Chang+ 2013</i>
Bitwise Operations	<i>Ambit, Seshadri+ 2017</i>
Bit Shifting	<i>DRISA, Li+ 2017</i>
Arithmetic Operations	<i>SIMDRAM, Hajinazar & Oliveira+ 2021</i>

Existing Processing-using-DRAM architectures
only support a **limited range** of operations


The Goal of pLUTo

*Extend Processing-using-DRAM to support
the execution of arbitrarily complex operations*

pLUTo: Key Idea



pLUTo: Key Idea



pLUTo: Key Idea



Replace **computation** with **memory accesses**
→ *pLUTo LUT Query* operation



In-DRAM pLUTo LUT Query: Setup

LUT Query:

Return {2nd, 1st, 2nd, 4th}
prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Setup

LUT Query:
Return {2nd, 1st, 2nd, 4th}
prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table

1	0	1	3
---	---	---	---

input vector

3	2	3	7
---	---	---	---

output vector



In-DRAM pLUTo LUT Query: Setup

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table

1	0	1
3	2	3

input vector

3	2	3	7
3	2	3	7

output vector



In-DRAM pLUTo LUT Query: Setup

LUT Query:

Return {2nd, 1st, 2nd, 4th}
prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 1

LUT Query:
Return {2nd, 1st, 2nd, 4th}
prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 1

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 1


LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 1

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 1

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 1


LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 1

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 1


LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 1

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 1

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 2

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 2

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 2

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 3

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 3

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 3

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 4

LUT Query:
Return {2nd, 1st, 2nd, 4th}
prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector



In-DRAM pLUTo LUT Query: Step 4

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers

Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7


lookup table



input vector



output vector




In-DRAM pLUTo LUT Query: Step 4

LUT Query:
Return {2nd, 1st, 2nd, 4th} prime numbers


Prime numbers		
LUT index	i	f(i)
0	1 st	2
1	2 nd	3
2	3 rd	5
3	4 th	7

lookup table




pLUTo Designs


- Match Logic: shared by the three pLUTo designs



BSA
Buffered Sense Amplifier





GSA
Gated Sense Amplifier



GMC
Gated Memory Cell


pLUTo Designs

- Match Logic: shared by the three pLUTo designs




BSA

Buffered Sense Amplifier



GSA

Gated Sense Amplifier





GMC

Gated Memory Cell


pLUTo Designs

- Match Logic: shared by the three pLUTo designs




BSA

Buffered Sense Amplifier



GSA

Gated Sense Amplifier




GMC

Gated Memory Cell


pLUTo Designs

- Match Logic: shared by the three pLUTo designs




BSA

Buffered Sense Amplifier



GSA

Gated Sense Amplifier




GMC

Gated Memory Cell

pLUTo Designs

- Match Logic: shared by the three pLUTo designs



BSA

Buffered Sense Amplifier

GSA


Gated Sense Amplifier

GMC

Gated Memory Cell


pLUTo Designs

- Match Logic: shared by the three pLUTo designs




BSA

Buffered Sense Amplifier



GSA


Gated Sense Amplifier



GMC


Gated Memory Cell

pLUTo Designs: Tradeoff Space



pLUTo designs cover a *broad design space* and provide *different* performance, energy, and area efficiency

System Integration



More in the Paper

```
uint2_t *A, *B, *C = (uint2_t *)malloc(input_size*2); // Inputs
uint4_t *out = (uint4_t *)malloc(input_size*4); // Output

// Array initialization
// ...
// Multiply-and-add loop
for (int i = 0; i < input_size; i++) {
    out[i] = A[i]*B[i] + C[i];
}
```

a Reference C Code

```
// Array allocation
uint2_t *A, *B = pluto_malloc(size=input_size, bitwidth=2);
uint2_t *C, *tmp = pluto_malloc(size=input_size, bitwidth=4);
uint4_t *out = pluto_malloc(size=input_size, bitwidth=5);

// Multiply-and-add loop
for (int i = 0; i < input_size/row_size; i++){
    api_pluto_mul(in1 = A, in2 = B, out = tmp, bitwidth = 2);
    api_pluto_add(in1 = C, in2 = tmp, out = out, bitwidth = 4);
}
```

b pLUTO API Code


```
# Array allocation
pluto_row_alloc $prg0, input_size, 2 # Allocate A
pluto_row_alloc $prg1, input_size, 2 # Allocate B
pluto_row_alloc $prg2, input_size, 4 # Allocate C
pluto_row_alloc $prg3, input_size, 4 # Allocate tmp
pluto_row_alloc $prg4, input_size, 5 # Allocate out

# Allocate and load LUTs
pluto_subarray_alloc $lut_rg0, "mul2_lut_file.dat"
pluto_subarray_alloc $lut_rg1, "add4_lut_file.dat"


# Allocate temporary row for OR operation
pluto_row_alloc $prg5, input_size, 8

# Multiply-and-add loop
div $r0, input_size, row_size # Initialize loop counter
LOOP:
    pluto_bit_shift_l $prg0, 4 # Shift A 4 bits to the left
    pluto_or $prg5, $prg0, $prg1 # $prg5 <- A | B
    pluto_op $prg3, $prg5, $lut_rg0, 256, 4 # tmp <- LUT[A|B]
    pluto_bit_shift_l $prg3, 4 # Shift tmp 4 bits to the left
    pluto_or $prg5, $prg3, $prg2 # $prg5 <- tmp | C
    pluto_op $prg4, $prg5, $lut_rg1, 256, 8 # out <- LUT[tmp|C]
    # Update input addresses
    subi $r0, 0 # decrement loop counter
    bne $r0, LOOP # next loop iteration
```

c pLUTO ISA Instructions



d Data Dependency Graph



e pLUTO Controller & Execution

pLUTO: Enabling Massively Parallel Computation in DRAM via Lookup Tables

João Dinis Ferreira[§] Gabriel Falcao[†] Juan Gómez-Luna[§] Mohammed Alser[§]
Lois Orosa[§] Mohammad Sadrosadati[§] Jeremie S. Kim[§] Geraldo F. Oliveira[§]
Taha Shahroodi[‡] Anant Nori^{*} Onur Mutlu[§]


[§]ETH Zürich [†]IT, University of Coimbra [▽]Galicia Supercomputing Center [‡]TU Delft ^{*}Intel



<https://arxiv.org/pdf/2104.07699.pdf>

Performance


Average speedup across 7 real-world workloads



pLUTo *significantly outperforms* CPU, GPU and PnM baselines

Performance (normalized to area)


Average speedup normalized to area across 7 real-world workloads



pLUTo provides *substantially higher* performance per unit area than *both* the CPU and the GPU

Energy Consumption


Average energy consumption across 7 real-world workloads



pLUTo *significantly reduces energy consumption* compared to processor-centric architectures for various workloads

More Results in the Paper

- Comparison with FPGA
- Area Overhead Analysis
- Circuit-Level Reliability & Correctness
- Subarray-Level Parallelism
- LUT Loading Overhead
- Range of Supported Operations



pLUTO: Enabling Massively Parallel Computation in DRAM via Lookup Tables

João Dinis Ferreira[§]

Lois Orosa[§] ▽

Gabriel Falcao[†]

Mohammad Sadrosadati[§]

Juan Gómez-Luna[§]

Jeremie S. Kim[§]

Mohammed Alser[§]

Geraldo F. Oliveira[§]

Taha Shahroodi[‡]

Anant Nori^{*}

Onur Mutlu[§]

[§]ETH Zürich

[†]IT, University of Coimbra

[▽]Galicia Supercomputing Center


[‡]TU Delft

^{*}Intel

SRC TECHCON Presentation

■ Geraldo F. Oliveira

- ❑ pLUTO: Enabling Massively Parallel Computation in DRAM via Lookup Tables
- ❑ <https://arxiv.org/pdf/2104.07699.pdf>



pLUTO: Enabling Massively Parallel Computation in DRAM via Lookup Tables, SRC TECHCON 2023



Onur Mutlu Lectures
35.5K subscribers

Subscribed

17 Share Clip Save ...

321 views 9 days ago

pLUTO: Enabling Massively Parallel Computation in DRAM via Lookup Tables

Speaker: Geraldo F. Oliveira ...more

Is PUM in DRAM Really Feasible?

RowClone in Off-the-Shelf DRAM Chips

- Idea: Violate DRAM timing parameters to mimic RowClone

ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs

Fei Gao

feig@princeton.edu

Department of Electrical Engineering
Princeton University

Georgios Tziantzioulis

georgios.tziantzioulis@princeton.edu

Department of Electrical Engineering
Princeton University

David Wentzlaff

wentzlaf@princeton.edu

Department of Electrical Engineering
Princeton University

RowClone & Bitwise Ops in Real DRAM Chips

MICRO-52, October 12–16, 2019, Columbus, OH, USA

Gao et al.




Figure 4: Timeline for a single bit of a column in a row copy operation. The data in R_1 is loaded to the bit-line, and overwrites R_2 .






Figure 5: Logical AND in ComputeDRAM. R_1 is loaded with constant zero, and R_2 and R_3 store operands (0 and 1). The result ($0 = 1 \wedge 0$) is finally set in all three rows.

Row Copy in ComputeDRAM



Bitwise AND in ComputeDRAM



Experimental Methodology




Figure 9: (a) Schematic diagram of our testing framework. (b) Picture of our testbed. (c) Thermal picture when the DRAM is heated to 80 °C.

Experimental Methodology


Table 1: Evaluated DRAM modules

Group ID: Vendor_Size_Freq(MHz)	Part Num	# Modules
SKhynix_2G_1333	HMT325S6BFR8C-H9	6
SKhynix_4G_1333		2
SKhynix_4G_1333		2
SKhynix_4G_1333		4
SKhynix_4G_1333		2
Samsung_4G_1333		2
Samsung_4G_1333		2
Micron_2G_1333		2
Micron_2G_1333		2
Elpida_2G_1333	EJBJ21UE8BDS0-DJ-F	2
Nanya_4G_1333	NT4GC64B8HG0NS-CG	2
TimeTec_4G_1333	78AP10NUS2R2-4G	2
Corsair_4G_1333	CMSA8GX3M2A1333C9	2

32 DDR3 Modules
~256 DRAM Chips

Proof of Concept


- How they test these memory modules:
 - Vary T_1 and T_2 , observe what happens.



SoftMC Experiment

1. Select a random subarray
2. Fill subarray with random data
3. Issue ACT-PRE-ACTs with given T_1 & T_2
4. Read out subarray
5. Find out how many columns in a row support either operation
 - Row-wise success ratio

Proof of Concept



- Each grid represents the success ratio of operations for a specific DDR3 module.

Real Processing-Using-Memory Prototype

- End-to-end RowClone & TRNG using off-the-shelf DRAM chips
- Idea: Violate DRAM timing parameters to mimic RowClone

PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM

Ataberk Olgun^{§†}

Juan Gómez Luna[§]
Hasan Hassan[§]

Konstantinos Kanellopoulos[§]
Oğuz Ergin[†]
Onur Mutlu[§]

Behzad Salami^{§*}

[§]ETH Zürich

[†]TOBB ETÜ

^{*}BSC

<https://arxiv.org/pdf/2111.00082.pdf>

<https://github.com/cmu-safari/pidram>


<https://www.youtube.com/watch?v=qeuNs5XI3g&t=4192s>

PiDRAM

Goal: Develop a **flexible** platform to explore **end-to-end** implementations of PuM techniques


- Enable rapid integration via key components

Hardware




- ① Easy-to-extend Memory Controller
- ② ISA-transparent PuM Controller

Software



- ① Extensible Software Library
- ② Custom Supervisor Software

Real Processing-Using-Memory Prototype




<https://arxiv.org/pdf/2111.00082.pdf>

<https://github.com/cmu-safari/pidram>

<https://www.youtube.com/watch?v=qeuNs5XI3g&t=4192s>

PiDRAM Workflow



- 1- User application interfaces with the OS via **system calls**
- 2- OS uses **PUM Operations Library (pumolib)** to **convey operation related information** to the hardware using
- 3- **STORE instructions** that target the memory mapped registers of the **PUM Operations Controller (POC)**
- 4- **POC** oversees the **execution** of a PUM operation (e.g., RowClone, bulk bitwise operations)
- 5- **Scheduler** arbitrates between regular (load, store) and PUM operations and issues **DRAM commands with custom timings**

Real Processing-Using-Memory Prototype

☰ README.md

Building a PiDRAM Prototype

To build PiDRAM's prototype on Xilinx ZC706 boards, developers need to use the two sub-projects in this directory. `fpga-zynq` is a repository branched off of [UCB-BAR's fpga-zynq](#) repository. We use `fpga-zynq` to generate rocket chip designs that support end-to-end DRAM PuM execution. `controller-hardware` is where we keep the main Vivado project and Verilog sources for PiDRAM's memory controller and the top level system design.

Rebuilding Steps

1. Navigate into `fpga-zynq` and read the README file to understand the overall workflow of the repository
 - Follow the readme in `fpga-zynq/rocket-chip/riscv-tools` to install dependencies
2. Create the Verilog source of the rocket chip design using the `ZynqCopyFPGAConfig`
 - Navigate into `zc706`, then run `make rocket CONFIG=ZynqCopyFPGAConfig -j<number of cores>`
3. Copy the generated Verilog file (should be under `zc706/src`) and overwrite the same file in `controller-hardware/source/hdl/impl/rocket-chip`
4. Open the Vivado project in `controller-hardware/Vivado_Project` using Vivado 2016.2
5. Generate a bitstream
6. Copy the bitstream (`system_top.bit`) to `fpga-zynq/zc706`
7. Use the `./build_script.sh` to generate the new `boot.bin` under `fpga-images-zc706`, you can use this file to program the FPGA using the SD-Card
 - For details, follow the relevant instructions in `fpga-zynq/README.md`

You can run programs compiled with the RISC-V Toolchain supplied within the `fpga-zynq` repository. To install the toolchain, follow the instructions under `fpga-zynq/rocket-chip/riscv-tools`.

Generating DDR3 Controller IP sources

We cannot provide the sources for the Xilinx PHY IP we use in PiDRAM's memory controller due to licensing issues. We describe here how to regenerate them using Vivado 2016.2. First, you need to generate the IP RTL files:


- 1- Open IP Catalog
- 2- Find "Memory Interface Generator (MIG 7 Series)" IP and double click

<https://arxiv.org/pdf/2111.00082.pdf>

<https://github.com/cmu-safari/pidram>

<https://www.youtube.com/watch?v=qeuKNs5XI3g&t=4192s>

Microbenchmark Copy/Initialization Throughput



In-DRAM Copy and Initialization
improve throughput by 119x and 89x

PiDRAM is Open Source

<https://github.com/CMU-SAFARI/PiDRAM>

Screenshot of the GitHub repository page for CMU-SAFARI / PiDRAM.

Repository details:

- Owner: CMU-SAFARI / PiDRAM
- Status: Public
- Code: master
- Branches: 2 branches
- Tags: 0 tags
- Last commit: 46522cc on Dec 5, 2021 (11 commits)

Commit history:

- olgunataberk Fix small mistake in README (46522cc, 11 commits, 7 months ago)
- controller-hardware Add files via upload (7 months ago)
- fpga-zynq Adds instructions to reproduce two key results (7 months ago)
- README.md Fix small mistake in README (7 months ago)

File: README.md

PiDRAM

PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory (PuM) techniques. PiDRAM, at a high level, comprises a RISC-V system and a custom memory controller that can perform PuM operations in real DDR3 chips. This repository contains all sources required to build PiDRAM and develop its prototype on the Xilinx ZC706 FPGA boards.

Repository statistics:

- Readme
- 21 stars
- 3 watching
- 2 forks

Releases:

- No releases published
- Create a new release

PiDRAM: Long Talk and Tutorial

https://youtu.be/s_z_S6FYpC8

Alloc_align Example

A = alloc_align(16*1024, 0); B = alloc_align(16*1024, 0), Ataberk Olgun

The diagram shows two arrays, A and B, each occupying 16 KBs of memory. Array A starts at address 0x0000 and contains four 4 KB blocks (blue). Array B starts at address 0x7000 and contains four 4 KB blocks (yellow). Below the arrays, a memory grid is shown with columns labeled Bank 0, Bank 1, and Bank 2. Row 0 contains three empty boxes. Row 1 contains three empty boxes. An ellipsis indicates more rows below Row 1. Virtual addresses 0x0000, 0x1000, 0x2000, and 0x7000 are listed next to their respective blocks. A red dot is placed under the 0x2000 address.

Virtual Addresses: 0x0000 0x1000 0x2000 0x7000

Row 1

Row 0

Bank 0 Bank 1 Bank 2

33:19 / 1:33:40 SAFARI ZOOM

Processing in Memory Course: Meeting 6: End-to-end Framework for Processing-using-Memory - Fall'21

615 views • Streamed live on 9 Nov 2021 • Project & Seminar, ETH Zürich, Fall 2021 Show more

25 Dislike Share Download Clip Save ...



Onur Mutlu Lectures
25.7K subscribers

SUBSCRIBED



PUM in Non-Volatile Memories

Pinatubo: Row Copy and Bitwise Ops in PCM

Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-volatile Memories

Shuangchen Li^{1*}, Cong Xu², Qiaosha Zou^{1,5}, Jishen Zhao³, Yu Lu⁴, and Yuan Xie¹

University of California, Santa Barbara¹, Hewlett Packard Labs²
University of California, Santa Cruz³, Qualcomm Inc.⁴, Huawei Technologies Inc.⁵
{shuangchenli, yuanxie}@ece.ucsb.edu¹

Pinatubo: Row Copy and Bitwise Ops in PCM





Figure 2: Overview: (a) Computing-centric approach, moving tons of data to CPU and write back. (b) The proposed Pinatubo architecture, performs n -row bitwise operations inside NVM in one step.


In-Memory Crossbar Array Operations

- Some emerging NVM technologies have crossbar array structure
 - Memristors, resistive RAM, phase change mem, STT-MRAM, ...
- Crossbar arrays can be used to perform dot product operations using “analog computation capability”
 - Can operate on multiple pieces of data using Kirchoff’s laws
 - Bitline current is a sum of products of wordline V x (1 / cell R)
 - Computation is in analog domain inside the crossbar array
- Need peripheral circuitry for D→A and A→D conversion of inputs and outputs

In-Memory Crossbar Computation




(a) Multiply-Accumulate operation



(b) Vector-Matrix Multiplier

Fig. 1. (a) Using a bitline to perform an analog sum of products operation.
(b) A memristor crossbar used as a vector-matrix multiplier.

In-Memory Crossbar Computation



In-Flash Bulk Bitwise Execution

- Jisung Park, Roknoddin Azizi, Geraldo F. Oliveira, Mohammad Sadrosadati, Rakesh Nadig, David Novo, Juan Gómez-Luna, Myungsuk Kim, and Onur Mutlu,

"Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory"

Proceedings of the 55th International Symposium on Microarchitecture (MICRO), Chicago, IL, USA, October 2022.

[[Slides \(pptx\)](#) ([pdf](#))]

[[Longer Lecture Slides \(pptx\)](#) ([pdf](#))]

[[Lecture Video](#) (44 minutes)]

[[arXiv version](#)]

Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory

Jisung Park^{§∇} Roknoddin Azizi[§] Geraldo F. Oliveira[§] Mohammad Sadrosadati[§]
Rakesh Nadig[§] David Novo[†] Juan Gómez-Luna[§] Myungsuk Kim[‡] Onur Mutlu[§]

[§]*ETH Zürich*


[∇]*POSTECH*

[†]*LIRMM, Univ. Montpellier, CNRS*

[‡]*Kyungpook National University*

NAND Flash Basics: A Flash Cell

- A flash cell stores data by adjusting the amount of charge in the cell




Erased Cell
(Low Charge Level)



Activation



*Operates as a **resistor***




Programmed Cell
(High Charge Level)



*Operates as an **open switch***


NAND Flash Basics: A NAND String

- A set of flash cells are **serially connected** to form a **NAND String**




NAND Flash Basics: A NAND Flash Block

- NAND strings connected to different bitlines comprise a **NAND block**




Multi-Wordline Sensing (MWS): Bitwise AND

- Intra-Block MWS: Simultaneously activates multiple WLs in the same block
 - Bitwise AND of the stored data in the WLs




Multi-Wordline Sensing (MWS): Bitwise AND

- Intra-Block MWS: Simultaneously activates multiple WLs in the same block
 - Bitwise AND of the stored data in the WLs




Multi-Wordline Sensing (MWS): Bitwise AND

- Intra-Block MWS: Simultaneously activates multiple WLs in the same block
 - Bitwise AND of the stored data in the WLs




Flash-Cosmos (Intra-Block MWS) enables bitwise AND of multiple pages in the same block via a single sensing operation



Multi-Wordline Sensing (MWS): Bitwise OR


- **Inter-Block MWS:** Simultaneously activates multiple WLs in different blocks
 - Bitwise OR of the stored data in the WLs



Multi-Wordline Sensing (MWS): Bitwise OR


- **Inter-Block MWS:** Simultaneously activates multiple WLs in different blocks

- Bitwise OR of the stored data in the WLs




Multi-Wordline Sensing (MWS): Bitwise OR

- **Inter-Block MWS:** Simultaneously activates multiple WLs in different blocks
 - Bitwise OR of the stored data in the WLs



Flash-Cosmos (Inter-Block MWS) enables bitwise OR of multiple pages in different blocks via a single sensing operation



Processing-Using-Memory (PUM)

- PUM: Exploits analog operational principles of the memory circuitry to perform computation
 - Exploits internal connectivity to move data
 - Leverages the large internal bandwidth and parallelism available inside the memory arrays
- A common approach for PUM architectures is to perform bulk bitwise operations
 - Simple logical operations (e.g., AND, OR, XOR)
 - More complex operations (e.g., addition, multiplication)

Processing-Using-Memory

Exploiting the Analog Operational Properties of Memory Components

Geraldo F. Oliveira

Professor Onur Mutlu