MICRO 2023 Tutorial Real-world Processing-in-Memory Systems for Modern Workloads

# Processing-Near-Memory Real PNM Architectures Programming General-purpose PIM

Dr. Juan Gómez Luna Professor Onur Mutlu





Sunday, October 29, 2023

### **Two PIM Approaches**

5.2. Two Approaches: Processing Using Memory (PUM) vs. Processing Near Memory (PNM)

Many recent works take advantage of the memory technology innovations that we discuss in Section 5.1 to enable and implement PIM. We find that these works generally take one of two approaches, which are categorized in Table 1: (1) *processing using memory* or (2) *processing near memory*. We briefly describe each approach here. Sections 6 and 7 will provide example approaches and more detail for both.

Table 1: Summary of enabling technologies for the two approaches to PIM used by recent works. Adapted from [341] and extended.

Approach	Example Enabling Technologies	
	SRAM	
	DRAM	
Processing Using Memory	Phase-change memory (PCM)	
	Magnetic RAM (MRAM)	
	Resistive RAM (RRAM)/memristors	
	Logic layers in 3D-stacked memory	
	Silicon interposers	
Processing Near Memory	Logic in memory controllers	
	Logic in memory chips (e.g., near bank)	
	Logic in memory modules	
	Logic near caches	
	Logic near/in storage devices	

Onur Mutlu, Saugata Ghose, Juan Gomez-Luna, and Rachata Ausavarungnirun, "A Modern Primer on Processing in Memory" Invited Book Chapter in Emerging Computing: From Devices to Systems - Looking Beyond Moore and Von Neumann, Springer, 2022. [Tutorial Video on "Memory-Centric Computing Systems" (1 hour 51 minutes)]

### **PIM Becomes Real**

- UPMEM, founded in January 2015, announces the first real-world PIM architecture in 2016
- UPMEM's PIM-enabled DIMMs start getting commercialized in 2019
- In early 2021, Samsung announces FIMDRAM at ISSCC conference
- Samsung's LP-DDR5 and DIMM-based PIM announced a few months later
- In early 2022, SK Hynix announces AiM and Alibaba announces HB-PNM at ISSCC conference



ABOUT 』	FEATURED ARTICLES	LEARNING CENTER 』	NEWS ,
ABOUT	About eeNews Europe Automo	tive Contact	





Fabless chip company Upmem SAS (Grenoble, France), founded in January 2015, is developing a microprocessor for use in data-intensive applications in the datacenter that will sit embedded in DRAM to be close to the data.

Placing hundreds or thousands of processing elements in DRAM able to perform work for a controlling server

3

## **UPMEM PIM**

### UPMEM Processing-in-DRAM Engine (2019)

### Processing in DRAM Engine

 Includes standard DIMM modules, with a large number of DPU processors combined with DRAM chips.

### Replaces standard DIMMs

- DDR4 R-DIMM modules
  - 8GB+128 DPUs (16 PIM chips)
  - Standard 2x-nm DRAM process



Large amounts of compute & memory bandwidth



https://www.anandtech.com/show/14750/hot-chips-31-analysis-inmemory-processing-by-upmem

https://www.upmem.com/video-upmem-presenting-its-true-processing-in-memory-solution-hot-chips-2019/

### **UPMEM DIMMs**

- E19: 8 chips/DIMM (1 rank). DPUs @ 267 MHz
- P21: 16 chips/DIMM (2 ranks). DPUs @ 350 MHz





### 2,560-DPU Processing-in-Memory System



#### Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture

JUAN GÓMEZ-LUNA, ETH Zürich, Switzerland IZZAT EL HAJJ, American University of Beruti, Lebanon IVAN FERNANDEZ, ETH Zürich, Switzerland and University of Malaga, Spain CHRISTINA GIANNOULA, ETH Zürich, Switzerland and NTUA, Greece GERALDO F. OLIVEIRA, ETH Zürich, Switzerland ONUR MUTLU, ETH Zürich, Switzerland

Many modern workloads, such as neural networks, databases, and graph processing, are fundamentally memory-bound. For such workloads, the data movement between main memory and CPU cores imposes a significant overhead in terms of both latency and energy. A major reason is that this communication happens through a narrow bus with high latency and limited bandwidth, and the low data reuse in memory-bound workloads is misufficient to amortize the cost of main memory access. Fundamentally addressing this data movement bottleneck requires a paradigm where the memory system assumes an active role in computing by integrating processing capabilities. This paradigm is hown as processing-in-memory (FM).

Recent research explores different forms of PIM architectures, motivated by the emergence of new 3Dstacked memory technologies that integrate memory with a logic layer where processing elements can be easily placed. Past works evaluate these architectures in simulation or, at best, with simplified hardware prototypes. In contrast, the UPMEM company has designed and manufactured the first publicly-available real-world PIM architecture. The UPMEM PIM architecture combines traditional DRAM memory arrays with general-purpose in-order cores, called DRAM Processing Units (DPUS), integrated in the same chip.

This paper provides the first comprehensive analysis of the first publicly-available real-world PIM architeture. We make two key contributions: First, we conduct an experimental characterization of the UPMEM-based PIM system using microbenchmarks to assess various architecture limits such as compute throughput and memory handwalth, yielding mer winsights. Second, we present PFM (*Brocessign - JeAmemory handwalth*), yielding new rinsights. Second, we present PFM (*Brocessign - JeAmemory handwalth*), we identify as memory-bound. We evaluate the herformarkes and scaling characteristics of PrIM benchmarks) a benchmark suite of 16 workloads from different application domains (e.g., dense/sparse linear algebra, databases, data analytics, graph processing, neural networks, bioinformatics, image processing), which we identify as memory-bound. We evaluate the performance and acaling characteristics of PrIM benchmarks of the UPMEM plu architecture, and compare their performance and energy consumption to their stateof-the-art CPU and GPU counterparts. Our extensive evaluation conducted on two real UPMEM-based PIM systems with 64 and 2550 DPUS provides new insights about suitability of different workloads to the PIM systems, programming recommendations for software designers, and suggestions and hints for hardware and architecture designers of future PIM systems.

SAFARI



#### https://arxiv.org/pdf/2105.03814.pdf

### **Understanding a Modern PIM Architecture**

### Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System

JUAN GÓMEZ-LUNA<sup>1</sup>, IZZAT EL HAJJ<sup>2</sup>, IVAN FERNANDEZ<sup>1,3</sup>, CHRISTINA GIANNOULA<sup>1,4</sup>, GERALDO F. OLIVEIRA<sup>1</sup>, AND ONUR MUTLU<sup>1</sup>

<sup>1</sup>ETH Zürich

<sup>2</sup>American University of Beirut

<sup>3</sup>University of Malaga

<sup>4</sup>National Technical University of Athens

Corresponding author: Juan Gómez-Luna (e-mail: juang@ethz.ch).

https://arxiv.org/pdf/2105.03814.pdf https://github.com/CMU-SAFARI/prim-benchmarks

### **UPMEM Patent**

(12) United States Patent Devaux et al.			(10) Patent No.:US10,324,870B2(45) Date of Patent:Jun. 18, 2019		
(54)	MEMORY PROCESS	CIRCUIT WITH INTEGRATED OR	(56)	References Cited	
(71)	Applicant:	UPMEM, Grenoble (FR)		5,666,485 A * 9/1997 Suresh	
(72)	Inventors:	Fabrice Devaux, La Conversion (CH); Jean-François Roy, Grenoble (FR)		6,463,001         B1         10/2002         Williams         710/113           7,349,277         B2 *         3/2008         Kinsley         G11C 11/406	
(73)	Assignee:	UPMEM, Grenoble (FR)		8,438,358 B1 * 5/2013 Kraipak G11C 7/04 711/167	
(*)	Notice:	Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.	(Continued) FOREIGN PATENT DOCUMENTS		
(21)	Appl. No.:	15/551,418	EP	0780768 A1 6/1997	
(22)	PCT Filed:	Feb. 12, 2016	WO	2010/141221 A1 12/2010	

#### ABSTRACT

A memory circuit having: a memory array including one or more memory banks; a first processor; and a processor control interface for receiving data processing commands directed to the first processor from a central processor, the processor control interface being adapted to indicate to the central processor when the first processor has finished accessing one or more of the memory banks of the memory array, these memory banks becoming accessible to the central processor.

#### SAFARI

(57)

# **UPMEM PIM System Organization (I)**

• FIG. 1 schematically illustrates a computing system comprising DRAM circuits having integrated processors according to an example embodiment



## **UPMEM PIM System Organization (II)**

 In a UPMEM-based PIM system UPMEM DIMMs coexist with regular DDR4 DIMMs



## **UPMEM PIM System Organization (III)**

- A UPMEM DIMM contains 8 or 16 chips
  - Thus, 1 or 2 ranks of 8 chips each
- Inside each PIM chip there are:
  - 8 64MB banks per chip: Main RAM (MRAM) banks
  - 8 DRAM Processing Units (DPUs) in each chip, 64 DPUs per rank



## DRAM Processing Unit (I)

• FIG. 4 schematically illustrates part of the computing system of FIG. 1 in more detail according to an example embodiment



Fig 4

## **DRAM Processing Unit (II)**

**PIM Chip** 



# **DPU Pipeline**

- In-order pipeline
  - Up to 425 MHz
- Fine-grain multithreaded
  - 24 hardware threads
- 14 pipeline stages
  - DISPATCH: Thread selection
  - FETCH: Instruction fetch
  - **READOP:** Register file
  - FORMAT: Operand formatting
  - ALU: Operation and WRAM
  - MERGE: Result formatting



# **Fine-grained Multithreading**

# Fine-Grained Multithreading (I)

- Idea: Hardware has multiple thread contexts (PC+registers). Each cycle, fetch engine fetches from a different thread
  - By the time the fetched branch/instruction resolves, no instruction is fetched from the same thread
  - Branch/instruction resolution latency overlapped with execution of other threads' instructions
- + No logic needed for handling control and data dependences within a thread
- -- Single thread performance suffers
- -- Extra logic for keeping thread contexts
- -- Does not overlap latency if not enough threads to cover the whole pipeline



# Fine-Grained Multithreading (II)

- Idea: Switch to another thread every cycle such that no two instructions from a thread are in the pipeline concurrently
- Tolerates the control and data dependence latencies by overlapping the latency with useful work from other threads
- Improves pipeline utilization by taking advantage of multiple threads
- Thornton, "Parallel Operation in the Control Data 6600," AFIPS 1964
- Smith, "A pipelined, shared resource MIMD computer," ICPP 1978

## **Lecture on Fine-Grained Multithreading**



# **DPU Pipeline**

- In-order pipeline
  - Up to 425 MHz
- Fine-grain multithreaded
  - 24 hardware threads
- 14 pipeline stages
  - DISPATCH: Thread selection
  - FETCH: Instruction fetch
  - **READOP:** Register file
  - FORMAT: Operand formatting
  - ALU: Operation and WRAM
  - MERGE: Result formatting



## **DPU Instruction Set Architecture**

### • Specific 32-bit ISA

- Aiming at scalar, inorder, and multithreaded implementation
- Allowing compilation of 64-bit C code
- LLVM/Clang compiler



#### **Instruction Set Architecture**

This section covers the architecture concepts required to understand and use UPMEM DPU processor as a software developer. It is also providing an exhaustive list of the available processor instructions.

Software developers should use this section as a reference manual to develop or debug assembly code.

#### **Resources overview**

#### **Thread registers**

The system is composed of 24 hardware threads. Each of them owns a set of private resources:

- 24 general purpose 32-bits registers named r0 through r23
- A 16-bits wide program counter, named PC. Notice that the PC value does not address an instruction in memory, but the index of such an instruction directly. For example, a PC equal to 1 represents the second instruction in the DPU's program memory.
- Two persistent flags, keeping information about the previous result of an arithmetic or logical instruction:

• ZF: last result is equal to zero

https://sdk.upmem.com/2021.2.0/201\_IS.html#

### Microbenchmark for INT32 ADD Throughput

1	<pre>#define SIZE 256</pre>
2	<pre>int* bufferA = mem_alloc(SIZE * sizeof(int));</pre>
3	<pre>for(int i = 0; i &lt; SIZE; i++){</pre>
4	<pre>int temp = bufferA[i];</pre>
5	temp += scalar;
6	<pre>bufferA[i] = temp;</pre>
7	}

move r2, 0 1 Compiled code (UPMEM DPU ISA) 2 .LBB0 1: // Loop header 3 lsl add r3, r0, r2, 2 // Address calculation 4 lw r4, r3, 0 Load from WRAM add r4, r4, r1 5 // Add sw r3, 0, r4 6 Store to WRAM 7 add r2, r2, 1 Index update jneq r2, 256, .LBB0 1 // Conditional jump 8

#### SAFARI

C-based code

### **More on the UPMEM PIM Architecture**



#### SAFARI

https://youtu.be/p\_sLhKeo6ys https://youtu.be/7c6x5GJG6dw

### **Understanding a Modern PIM Architecture**

### Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System

JUAN GÓMEZ-LUNA<sup>1</sup>, IZZAT EL HAJJ<sup>2</sup>, IVAN FERNANDEZ<sup>1,3</sup>, CHRISTINA GIANNOULA<sup>1,4</sup>, GERALDO F. OLIVEIRA<sup>1</sup>, AND ONUR MUTLU<sup>1</sup>

<sup>1</sup>ETH Zürich

<sup>2</sup>American University of Beirut

<sup>3</sup>University of Malaga

<sup>4</sup>National Technical University of Athens

Corresponding author: Juan Gómez-Luna (e-mail: juang@ethz.ch).

<u>https://arxiv.org/pdf/2105.03814.pdf</u> https://github.com/CMU-SAFARI/prim-benchmarks



Operational Intensity (OP/B)

The throughput saturation point is as low as ¼ OP/B, i.e., 1 integer addition per every 32-bit element fetched

#### **KEY TAKEAWAY 1**

**The UPMEM PIM architecture is fundamentally compute bound.** As a result, **the most suitable workloads are memory-bound.** 

## **CPU/GPU: Performance Comparison**



The UPMEM-based PIM system can outperform a state-of-the-art GPU on workloads with three key characteristics:

- Streaming memory accesses 1.
- No or little inter-DPU synchronization 2.
- No or little use of integer multiplication, integer division, or floating 3. point operations

These three key characteristics make a workload potentially suitable to the UPMEM PIM architecture.



#### KEY TAKEAWAY 2

The most well-suited workloads for the UPMEM PIM architecture use no arithmetic operations or use only simple operations (e.g., bitwise operations and integer addition/subtraction).



#### **KEY TAKEAWAY 3**

The most well-suited workloads for the UPMEM PIM architecture require little or no communication across DPUs (inter-DPU communication).

#### **KEY TAKEAWAY 4**

• UPMEM-based PIM systems **outperform state-of-the-art CPUs in terms of performance** (by 23.2× on 2,556 DPUs for 16 PrIM benchmarks) **and energy efficiency on most of PrIM benchmarks**.

• UPMEM-based PIM systems **outperform state-of-the-art GPUs on a majority of PrIM benchmarks** (by 2.54× on 2,556 DPUs for 10 PrIM benchmarks), and the outlook is even more positive for future PIM systems.

• UPMEM-based PIM systems are **more energy-efficient than state**of-the-art CPUs and GPUs on workloads that they provide performance improvements over the CPUs and the GPUs.

## **PrIM Repository**

- All microbenchmarks, benchmarks, and scripts
- <u>https://github.com/CMU-SAFARI/prim-benchmarks</u>

GMU-SAFARI / prim-benchmarks	③ Unwatch ▾ 2 ਪਿੱਠ Star 2 v Fork 1					
<> Code  • Issues  • Pull requests  • Actions  • Pro	ojects 🖽 Wiki 🕕 Security 🗠 Insights 🕸 Settings					
ه main マ prim-benchmarks / README.md	Go to file ····					
Juan Gomez Luna PrIM first commit	Latest commit 3de4b49 9 days ago 🛛 History					
At 1 contributor						
i≘ 168 lines (132 sloc) 5.79 KB	Raw Blame 🖵 🖉 Ü					
PrIM is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is developed to evaluate, analyze, and characterize the first publicly-available real-world processing-in-memory (PIM) architecture, the UPMEM PIM architecture. The UPMEM PIM architecture combines traditional DRAM memory arrays with general-purpose in-order cores, called DRAM Processing Units (DPUs), integrated in the same chip. PrIM provides a common set of workloads to evaluate the UPMEM PIM architecture with and can be useful for programming, architecture and system researchers all alike to improve multiple aspects of future PIM hardware and software. The workloads have different characteristics, exhibiting heterogeneity in their memory access patterns, operations and data types, and communication patterns. This repository also contains baseline CPU and GPU implementations of PrIM benchmarks for comparison purposes.						
Prim also includes a set of microbenchmarks can be used to a memory bandwidth	ssess various architecture limits such as compute throughput and					

## Samsung FIMDRAM (aka HBM-PIM)

### Samsung Function-in-Memory DRAM (2021)

Samsung Newsroom

CORPORATE | PRODUCTS | PRESS RESOURCES | VIEWS | ABOUT US (

### Samsung Develops Industry's First High Bandwidth Memory with AI Processing Power

Korea on February 17, 2021

Audio 🔌 👤 Share 🔈 🛱

#### The new architecture will deliver over twice the system performance and reduce energy consumption by more than 70%

Samsung Electronics, the world leader in advanced memory technology, today announced that it has developed the industry's first High Bandwidth Memory (HBM) integrated with artificial intelligence (AI) processing power – the HBM-PIM The new processing-in-memory (PIM) architecture brings powerful AI computing capabilities inside high-performance memory, to accelerate large-scale processing in data centers, high performance computing (HPC) systems and AI-enabled mobile applications.

Kwangil Park, senior vice president of Memory Product Planning at Samsung Electronics stated, "Our groundbreaking HBM-PIM is the industry's first programmable PIM solution tailored for diverse AI-driven workloads such as HPC, training and inference. We plan to build upon this breakthrough by further collaborating with AI solution providers for even more advanced PIM-powered applications."

### Samsung Function-in-Memory DRAM (2021)





[3D Chip Structure of HBM with FIMDRAM]

ISSCC 2021 / SESSION 25 / DRAM / 25.4

25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

Young-Cheon Kwon', Suk Han Lee', Jaehoon Lee', Sang-Hyuk Kwon', Je Min Ryu', Jong-Pil Son', Seongil O', Hak-Soo Yu', Haesuk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Choi', Hyun-Sung Shin', Jin Kim', BengSeng Phuah', HyoungMin Kim', Myeong Jun Song', Ahn Choi', Daeho Kim', SooYoung Kim', Eun-Bong Kim', David Wang', Shinhaeng Kang', Yuhwan Ro<sup>3</sup>, Seungwoo Seo<sup>3</sup>, JoonHo Song<sup>3</sup>, Jaeyoun Youn', Kyomin Sohn', Nam Sung Kim'

<sup>1</sup>Samsung Electronics, Hwaseong, Korea <sup>2</sup>Samsung Electronics, San Jose, CA <sup>3</sup>Samsung Electronics, Suwon, Korea

### Samsung Function-in-Memory DRAM (2021)

## **Chip Implementation**

- Mixed design methodology to implement FIMDRAM
  - Full-custom + Digital RTL



#### [Digital RTL design for PCU block]

#### ISSCC 2021 / SESSION 25 / DRAM / 25.4

25.4 A 20nm 6GB Function-In-Memory DRAM, Based on HBM2 with a 1.2TFLOPS Programmable Computing Unit Using Bank-Level Parallelism, for Machine Learning Applications

Young-Cheon Kwon', Suk Han Lee', Jaehoon Lee', Sang-Hyuk Kwon', Je Min Kyu', Jong-Pil Son', Seongil D', Hak-Soo Yu', Haesuk Lee', Soo Young Kim', Youngmin Cho', Jin Guk Kim', Jongyoon Choi', Hyun-Sung Shin', Jin Kim', BengSeng Phuah', HyoungMin Kim', Myeong Jun Songi, Ahn Cho'i, Daeho Kim', SooYoung Kim', Eun-Bong Kim', David Wang', Shinhaeng Kang', Yuhwan Ro', Seungwoo Seo', JoonHo Song', Jaeyoun Youn', Kyomin Sohn', Man Sung Kim'

<sup>1</sup>Samsung Electronics, Hwaseong, Korea <sup>2</sup>Samsung Electronics, San Jose, CA <sup>3</sup>Samsung Electronics, Suwon, Korea

Cell array for bank0	Cell array for bank4	Cell array for bank0	Cell array for bank4	Pseudo	Pseudo	
PCU block for bank0 & 1	PCU block for bank4 & 5	PCU block for bank0 & 1	PCU block for bank4 & 5	channel-0	channel-1	
Cell array for bank1 Cell array for bank2	Cell array for bank5 Cell array for bank6	Cell array for bank1 Cell array for bank2	Cell array for bank5 Cell array for bank6			
PCU block for bank2 & 3	PCU block for bank6 & 7	PCU block for bank2 & 3	PCU block for bank6 & 7			
Cell array for bank3	Cell array for bank7	Cell array for bank3	Cell array for bank7			
				and a second		
	TSV & Peri Control Block					
Cell array for bank11	Cell array for bank15	Cell array for bank11	Cell array for bank15			
PCU block for bank10 & 11	PCU block for bank14 & 15	PCU block for bank10 & 11	PCU block for bank14 & 15			
Cell array for bank10 Cell array for bank9	Cell array for bank14 Cell array for bank13	Cell array for bank10 Cell array for bank9	Cell array for bank14 Cell array for bank13			
PCU block for bank8 & 9	PCU block for bank12 & 13	PCU block for bank8 & 9	PCU block for bank12 & 13	Pseudo	Pseudo	
Cell array for bank8	Cell array for bank12	Cell array for bank8	Cell array for bank12	channel-0	channel-1	

### **FIMDRAM: System Organization**

- PIM units respond to standard DRAM column commands (RD or WR)
  - Compliant with unmodified JEDEC controllers
- They execute one wide-SIMD operation commanded by a PIM instruction with deterministic latency in a lock-step manner
- A PIM unit can get 16 16-bit operands from IOSAs, a register, and/or the result bus



### **Lecture on FIMDRAM/HBM-PIM**


# Samsung AxDIMM

# Samsung AxDIMM (2021)

- DIMM-based PIM
  - DLRM recommendation system





AxDIMM System





### **AxDIMM Design: Hardware Architecture**



## **AxDIMM Design: Execution Flow**



### Lecture on AxDIMM



#### SAFARI

https://youtu.be/SXdzQZAKG-Y

# SK Hynix AiM

## SK Hynix Accelerator-in-Memory (2022)

Search

#### **SK**hynix NEWSROOM

**SK hynix STORY** 

INSIGHT

PRESS CENTER

MULTIMEDIA

🌐 ENG 🗸

Q

#### SK hynix Develops PIM, Next-Generation AI Accelerator

February 16, 2022

f S in

#### Seoul, February 16, 2022

SK hynix (or "the Company", www.skhynix.com) announced on February 16 that it has developed PIM\*, a nextgeneration memory chip with computing capabilities.

\*PIM(Processing In Memory): A next-generation technology that provides a solution for data congestion issues for AI and big data by adding computational functions to semiconductor memory

It has been generally accepted that memory chips store data and CPU or GPU, like human brain, process data. SK hynix, following its challenge to such notion and efforts to pursue innovation in the next-generation smart memory, has found a breakthrough solution with the development of the latest technology.

SK hynix plans to showcase its PIM development at the world's most prestigious semiconductor conference, 2022 ISSCC\*, in San Francisco at the end of this month. The company expects continued efforts for innovation of this technology to bring the memory-centric computing, in which semiconductor memory plays a central role, a step closer to the reality in devices such as smartphones.

\*ISSCC: The International Solid-State Circuits Conference will be held virtually from Feb. 20 to Feb. 24 this year with a theme of "Intelligent Silicon for a Sustainable World"

For the first product that adopts the PIM technology, SK hynix has developed a sample of GDDR6-AiM (Accelerator\* in memory). The GDDR6-AiM adds computational functions to GDDR6\* memory chips, which process data at 16Gbps. A combination of GDDR6-AiM with CPU or GPU instead of a typical DRAM makes certain computation speed 16 times faster. GDDR6-AiM is widely expected to be adopted for machine learning, high-performance computing, and big data computation and storage.



#### 11.1 A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications

Seongiu Lee, SK hynix, Icheon, Korea

In Paper 11.1, SK Hynix describes an 1ynm, GDDR6-based accelerator-in-memory with a command set for deep-learning operation. The 8Gb design achieves a peak throughput of 1TFLOPS with 1GHz MAC operations and supports major activation functions to improve accuracy.

SAFARI

#### https://news.skhynix.com/sk-hynix-develops-pim-next-generation-ai-accelerator/

# SK Hynix Accelerator-in-Memory (2022)

• 4 Gb AiM die with 16 processing units (PUs)

#### AiM Die Photograph



#### 1 Process Unit (PU) Area

Total	0.19mm <sup>2</sup>
MAC	0.11mm <sup>2</sup>
Activation Function (AF)	0.02mm <sup>2</sup>
Reservoir Cap.	0.05mm <sup>2</sup>
Etc.	0.01mm <sup>2</sup>



## SK Hynix AiM: System Organization (2022)

### GDDR6-based AiM architecture

SAFARI



Lee et al., A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation 45 Functions for Deep-Learning Applications, ISSCC 2022

## Lecture on Accelerator-in-Memory



#### PIM Course: Lecture 6: Real-world PIM: SK Hynix AiM (Spring 2023)



Projects & Seminars, ETH Zürich, Spring 2023

Data-Centric Architectures: Fundamentally Improving Performance and Energy

# Alibaba HB-PNM

### Alibaba HB-PNM: Overall Architecture (2022)

• 3D-stacked logic die and DRAM die vertically bonded by hybrid bonding (HB)



Niu et al., 184QPS/W 64Mb/mm2 3D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System, ISSCC 2022

# Alibaba HB-PNM: Compute Engines

Match engine and neural engine for matching and ranking in a recommendation system



### Lecture on HB-PNM





#### SAFARI

https://youtu.be/8MM6 36LmWQ

# **More Real PIM**

### NeuroBlade

SAFARI



HOME BLOCK FILE OBJECT DISK TAPE FLASH NVME SC

Home > AI/ML > NeuroBladers build a processing-in-memory analytics chip and server

#### Al/ML Block Flash NVME

#### NeuroBladers build a processing-inmemory analytics chip and server

By Chris Mellor - October 6, 2021



An Israeli startup called NeuroBlade has exited stealth mode, built a processing-inmemory (PIM) analytics chip combining DRAM and thousands of cores, put four of them in an analytics accelerating server appliance box, and taken in \$83 million in Bround funding.

The idea is to take a GPU approach to big data-style analytics and AI software by employing a massively parallel core design, but take it further by layering the cores on DRAM with a wide I/O bus architecture design linking the cores and memory to speed processing even more. This design vastly reduces data movement between storage and memory and also accelerates data transfer between memory and processing cores.

# NeuroBlade Patent (I)

(12)	Unite Sity et a	d States Patent	(10) Patent No.:         US 10,762,034 B2           (45) Date of Patent:         Sep. 1, 2020	
(54)	MEMOR PROCES	Y-BASED DISTRIBUTED SOR ARCHITECTURE	(56) References Cited	
(71)	Applicant:	NeuroBlade, Ltd., Hod-Hashron (IL)	4,837,747 A * 6/1989 Dosaka G11C 8/12	
(72)	Inventors:	<b>Elad Sity</b> , Kfar Saba (IL); <b>Eliad Hillel</b> , Kfar Saba (IL)	365/189.05 5,155,729 A 10/1992 Rysko et al. (Continued)	
(73)	Assignee:	NeuroBlade, Ltd., Hod-Hashron (IL)	FOREIGN PATENT DOCUMENTS	
(*)	Notice:	Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.	CA 2 149 479 C 5/2001 OTHER PUBLICATIONS	
(21)	Appl. No.:	16/512,590	Ahn et al., "A Scalable Processing-in-Memory Accelerator for	
(22)	Filed:	Jul. 16, 2019	Parallel Graph Processing," ISCA '15 (Jun. 13-17, 2015), pp. 105-117.	

#### (57)

#### ABSTRACT

Distributed processors and methods for compiling code for execution by distributed processors are disclosed. In one implementation, a distributed processor may include a substrate; a memory array disposed on the substrate; and a processing array disposed on the substrate. The memory array may include a plurality of discrete memory banks, and the processing array may include a plurality of processor subunits, each one of the processor subunits being associated with a corresponding, dedicated one of the plurality of discrete memory banks. The distributed processor may further include a first plurality of buses, each connecting one of the plurality of processor subunits to its corresponding, dedicated memory bank, and a second plurality of buses, each connecting one of the plurality of processor subunits to another of the plurality of processor subunits.

## NeuroBlade Patent (II)



#### SAFARI

Sity et al., "Memory-based Distributed Processor Architecture," US 10,762,034 B2

## **NeuroBlade: Xiphos**

- PIM XRAM chip
  - IMPU (Intensive Memory Processing Unit)
- x86 CPU, 32 NVMe SSDs
- PCIe fabric: "Everything is connected on top of PCIe fabric."
- Wide I/O bus: multiple x16 PCIe buses



Xiphos appliance.

## Variety of Current Real PIM Architectures

### • Differences

- Near-bank (UPMEM, FIMDRAM, AiM, HB-PNM) vs. near-chip (AxDIMM)
- General-purpose (UPMEM) vs. special-function (FIMDRAM, AiM, HB-PNM)
- FGMT (UPMEM) vs. SIMD (FIMDRAM, AiM, AxDIMM) vs. systolic array (HB-PNM)
- Natively integer (UPMEM, HB-PNM) vs. floating point (FIMDRAM)
  - FP16 (FIMDRAM) vs. BF16 (AiM) vs. FP32 (AxDIMM)
- DDR4 (UPMEM, AxDIMM) vs. LPDDR4 (HB-PNM) vs. HBM2 (FIMDRAM) vs. GDDR6 (AiM)

## **Common Characteristics**

- These PIM systems have some common characteristics:
  - 1. There is a host processor (CPU or GPU) with access to (1) standard main memory, and (2) PIM-enabled memory
  - 2. PIM-enabled memory contains multiple PIM processing elements (PEs) with high bandwidth and low latency memory access
  - 3. PIM PEs run only at a few hundred MHz and have a small number of registers and small (or no) cache/scratchpad
  - 4. PIM PEs may need to communicate via the host processor

# A State-of-the-Art PIM (PNM) System



- These PIM systems have some common characteristics:
  - 1. There is a host processor (CPU or GPU) with access to (1) standard main memory, and (2) PIM-enabled memory
  - 2. PIM-enabled memory contains multiple PIM processing elements (PEs) with high bandwidth and low latency memory access
  - 3. PIM PEs run only at a few hundred MHz and have a small number of registers and small (or no) cache/scratchpad
  - 4. PEs may need to communicate via the host processor

# Programming a General-purpose PIM System

## Accelerator Model (I)

- Integration of UPMEM DIMMs in a system follows an accelerator model
- UPMEM DIMMs coexist with conventional DIMMs
- UPMEM DIMMs can be seen as a loosely coupled accelerator
  - Explicit data movement between the main processor (host CPU) and the accelerator (UPMEM)
  - Explicit kernel launch onto the UPMEM processors
- This resembles GPU computing

# **GPU** Computing

- Computation is offloaded to the GPU
- Three steps
  - CPU-GPU data transfer (1)
  - GPU kernel execution (2)
  - GPU-CPU data transfer (3)



https://www.youtube.com/watch?v=y40-tY5WJ8A

https://safari.ethz.ch/digitaltechnik/spring2018/lib/exe/fetch.php?media=digitaldesign-2018-lecture22-gpuprogramming-afterlecture.pdf



# Accelerator Model (II)

• FIG. 6 is a flow diagram representing operations in a method of delegating a processing task to a DRAM processor according to an example embodiment



## **System Organization**

• FIG. 1 schematically illustrates a computing system comprising DRAM circuits having integrated processors according to an example embodiment



# First Programming Example: Vector Addition

### **Observations, Recommendations, Takeaways**

#### **GENERAL PROGRAMMING RECOMMENDATIONS**

- 1. Execute on the *DRAM Processing Units* (*DPUs*) **portions of parallel code** that are as long as possible.
- 2. Split the workload into **independent data blocks**, which the DPUs operate on independently.
- 3. Use **as many working DPUs** in the system as possible.
- 4. Launch at least **11** *tasklets* (i.e., software threads) per DPU.

#### **PROGRAMMING RECOMMENDATION 1**

For data movement between the DPU's MRAM bank and the WRAM, **use large DMA transfer sizes when all the accessed data is going to be used**.

#### **KEY OBSERVATION 7**

Larger CPU-DPU and DPU-CPU transfers between the host main memory and the DRAM Processing Unit's Main memory (MRAM) banks result in higher sustained bandwidth.

#### **KEY TAKEAWAY 1**

The UPMEM PIM architecture is fundamentally compute bound. As a result, the most suitable work- loads are memory-bound.

# Vector Addition (VA)

- Our first programming example
- We partition the input arrays across:
  - DPUs
  - Tasklets, i.e., software threads running on a DPU



### **UPMEM SDK Documentation**



#### 2023.1.0

#### Search docs

#### **GETTING STARTED**

The UPMEM DPU toolchain Installing the UPMEM DPU toolchain Hello World! Example

#### PROGRAMMING

#### Introduction

Tasklet management and synchronization

Memory management

Standard library functions

Exceptions

Controlling the execution of DPUs from host applications

Communication with host applications

Advanced Features of the Host API

Logging

🔺 / User Manual

#### **User Manual**

#### **Getting started**

- The UPMEM DPU toolchain
  - Notes before starting
  - The toolchain purpose
  - dpu-upmem-dpurte-clang
    - Limitations
  - The DPU Runtime Library
  - The Host Library
  - dpu-lldb
- Installing the UPMEM DPU toolchain
  - Dependencies
    - Python
  - Installation packages
    - Installation from tar.gz binary archive
  - Functional simulator
- Hello World! Example
  - Purpose
  - Writing and building the program

#### **SAFARI**

https://sdk.upmem.com/2023.1.0/

## **General Programming Recommendations**

 From UPMEM programming guide<sup>\*</sup>, presentations<sup>\*</sup>, and white papers<sup>☆</sup>

#### **GENERAL PROGRAMMING RECOMMENDATIONS**

- 1. Execute on the *DRAM Processing Units* (*DPUs*) **portions of parallel code** that are as long as possible.
- 2. Split the workload into **independent data blocks**, which the DPUs operate on independently.
- 3. Use **as many working DPUs** in the system as possible.
- 4. Launch at least **11** *tasklets* (i.e., software threads) per DPU.

\* https://sdk.upmem.com/2021.1.1/index.html

★ F. Devaux, "The true Processing In Memory accelerator," HotChips 2019. doi: 10.1109/HOTCHIPS.2019.8875680
 ★ UPMEM, "Introduction to UPMEM PIM. Processing-in-memory (PIM) on DRAM Accelerator," White paper

## **DPU Allocation**

- dpu\_alloc() allocates a number of DPUs
  - Creates a dpu\_set



Can we allocate different DPU sets over the course of a program?

Yes, we can. We show an example next

We deallocate a DPU set with dpu\_free()

## DPU Allocation: Needleman-Wunsch (NW)

 In NW we change the number of DPUs in the DPU set as computation progresses

```
// Top-left computation on DPUs
for (unsigned int blk = 1; blk <= (max_cols-1)/BL; blk++) {</pre>
    // If nr_of_blocks are lower than max_dpus,
    // set nr_of_dpus to be equal with nr_of_blocks
    unsigned nr_of_blocks = blk;
    if (nr_of_blocks < max_dpus) {</pre>
        DPU_ASSERT(dpu_free(dpu_set));
        DPU_ASSERT(dpu_alloc(nr_of_blocks, NULL, &dpu_set));
        DPU_ASSERT(dpu_load(dpu_set, DPU_BINARY, NULL));
        DPU_ASSERT(dpu_get_nr_dpus(dpu_set, &nr_of_dpus));
    } else if (nr of dpus == max dpus) {
    } else {
        DPU ASSERT(dpu free(dpu set));
        DPU_ASSERT(dpu_alloc(max_dpus, NULL, &dpu_set));
        DPU_ASSERT(dpu_load(dpu_set, DPU_BINARY, NULL));
        DPU_ASSERT(dpu_get_nr_dpus(dpu_set, &nr_of_dpus));
    }
```

## Load DPU Binary

dpu\_load() loads a program in all DPUs of a dpu\_set



### Is it possible to launch different kernels onto different DPUs?

Yes, it is possible. This enables:

- Workloads with task-level parallelism
- Different programs using different DPU sets

## **CPU-DPU/DPU-CPU** Data Transfers

- CPU-DPU and DPU-CPU transfers
  - Between host CPU's main memory and DPUs' MRAM banks



- Serial CPU-DPU/DPU-CPU transfers:
  - A single DPU (i.e., 1 MRAM bank)
- Parallel CPU-DPU/DPU-CPU transfers:
  - Multiple DPUs (i.e., many MRAM banks)
- Broadcast CPU-DPU transfers:
  - Multiple DPUs with a single buffer
### **Serial Transfers**

- dpu\_copy\_to();
- dpu\_copy\_from();
- We transfer (part of) a buffer to/from each DPU in the dpu\_set
- DPU\_MRAM\_HEAP\_POINTER\_NAME: Start of the MRAM range that can be freely accessed by applications
  - We do not allocate MRAM explicitly

1 💌	DPU FORFACH (dpu set. dpu) {				
	DPU ASSERT(dpu copy to(dpu,	DPU MRAM HEAP POINTER NAME	0.	bufferA + input size dpu 8bytes * i	input size dpu 8bytes $*$ sizeof(T));
	DPU_ASSERT(dpu_copy_to(dpu,	DPU_MRAM_HEAP_POINTER_NAME	input_size_dpu_8bytes * sizeof(T),	<pre>bufferB + input_size_dpu_8bytes * i</pre>	<pre>input_size_dpu_8bytes * sizeof(T)));</pre>
	i++;				
	}		Offect within $MPAM$	Pointer to main memory	Transfer size
				r onner to main memory	

### **Parallel Transfers**

- We push different buffers to/from a DPU set in one transfer
  - All buffers need to be of the same size
- First, prepare (dpu\_prepare\_xfer); then, push (dpu\_push\_xfer)
- Direction:
  - DPU\_XFER\_TO\_DPU
  - DPU\_XFER\_FROM\_DPU

1 ▼ 2 3 ▲	DPU_FOREACH(dpu_set, dpu, i) {		
	, DPU_ASSERT(dpu_push_xfer(dpu_set, DPU_XFER_T0_DPU DPU_MRAM_HEAP_P0INTER_NAME, 0,	<pre>input_size_dpu_8bytes * sizeof(T)</pre>	<pre>DPU_XFER_DEFAULT));</pre>
	DPU_FOREACH(dpu_set, dpu, i) { DPU_ASSERT(dpu_prepare_xfer(dpu, bufferB + input_size_dpu_8bytes * i)) Offset within MRAM	Transfer size	
8 🔺 9 10	<pre>} DPU_ASSERT(dpu_push_xfer(dpu_set, DPU_XFER_T0_DPU DPU_MRAM_HEAP_POINTER_NAME, input_size_dpu_8bytes * sizeof(T) Direction</pre>	<pre>input_size_dpu_8bytes * sizeof(T)</pre>	<pre>DPU_XFER_DEFAULT));</pre>

### **Broadcast Transfers**

- dpu\_broadcast\_to();
  - Only CPU to DPU
- We transfer the same buffer to all DPUs in the dpu\_set

 DPU\_ASSERT(dpu\_broadcast\_to(dpu\_set, DPU\_MRAM\_HEAP\_POINTER\_NAME, 0, bufferA, input\_size\_dpu \* sizeof(T)
 DPU\_XFER\_DEFAULT));

 Pointer to main memory
 Transfer size

### Different Types of Transfers in a Program

- An example benchmark that uses both parallel and serial transfers
- Select (SEL)
  - Remove even values



### **Inter-DPU Communication**

• There is no direct communication channel between DPUs



- Inter-DPU communication takes place via the host CPU using CPU-DPU and DPU-CPU transfers
- Example communication patterns:
  - Merging of partial results to obtain the final result
    - Only DPU-CPU transfers
  - Redistribution of intermediate results for further computation
    - DPU-CPU transfers and CPU-DPU transfers

### How Fast are these Data Transfers?

- With a microbenchmark, we obtain the sustained bandwidth of all types of CPU-DPU and DPU-CPU transfers
- Two experiments:
  - 1 DPU: variable CPU-DPU and DPU-CPU transfer size (8 bytes to 32 MB)
  - 1 rank: 32 MB CPU-DPU and DPU-CPU transfers to/from a set of 1 to 64 MRAM banks within the same rank
- Preliminary experiments with more than one rank
  - Channel-level parallelism

DDR4 bandwidth bounds the maximum transfer bandwidth

The cost of the transfers can be amortized, if enough computation is run on the DPUs

### **CPU-DPU/DPU-CPU Transfers: 1 DPU**

• Data transfer size varies between 8 bytes and 32 MB



#### **KEY OBSERVATION 7**

**Larger CPU-DPU and DPU-CPU transfers** between the host main memory and the DRAM Processing Unit's Main memory (MRAM) banks **result in higher sustained bandwidth**.

# CPU-DPU/DPU-CPU Transfers: 1 Rank (I)

- CPU-DPU (serial/parallel/broadcast) and DPU-CPU (serial/parallel)
- The number of DPUs varies between 1 and 64



#### **KEY OBSERVATION 8**

The **sustained bandwidth of parallel CPU-DPU and DPU-CPU transfers** between the host main memory and the DRAM Processing Unit's Main memory (MRAM) banks **increases with the number of DRAM Processing Units inside a rank**.

# CPU-DPU/DPU-CPU Transfers: 1 Rank (II)

- CPU-DPU (serial/parallel/broadcast) and DPU-CPU (serial/parallel)
- The number of DPUs varies between 1 and 64



**The sustained bandwidth of broadcast CPU-DPU transfers** (i.e., the same buffer is copied to multiple MRAM banks) **is higher than that of parallel CPU-DPU transfers** (i.e., different buffers are copied to different MRAM banks) **due to higher temporal locality** in the CPU cache hierarchy.

### "Transposing" Library

SAFARI

### The library feeds DPUs with correct data



### Microbenchmark: CPU-DPU

• CPU-DPU (serial/parallel/broadcast) and DPU-CPU (serial/parallel)

CMU-SAFARI	/ prim-benchmarks	<ul> <li>Unwatch</li> </ul>	ⓒ Unwatch ▾ 2 🖓 Star 1 😵 Fork 0								
<> Code	ues 🕴 Pull requests		III Projects	🕮 Wiki	I Security	✓ Insights	🕸 Settings				
문 main - prim	<b>-benchmarks</b> / Microbe		Go to file	Add file - ····							
Juan Gomez L	una PrIM first commit					3de4b49	7 days ago 🕚 History				
9 <b>.</b> :											
🖿 dpu		PrIM first	t commit			7 days ago					
host	host PrIM first commit						7 days ago				
support		PrIM first	t commit				7 days ago				
🗋 Makefile		PrIM first	t commit				7 days ago				
🗅 run.sh		PrIM first	t commit				7 days ago				

### **DPU Kernel Launch**

- dpu\_launch() launches a kernel on a dpu\_set
  - DPU\_SYNCHRONOUS suspends the application until the kernel finishes
  - DPU\_ASYNCHRONOUS returns the control to the application
    - dpu\_sync or dpu\_status to check kernel completion

printf("Run program on DPU(s) \n");

// Run DPU kernel

DPU\_ASSERT(dpu\_launch(dpu\_set, DPU\_SYNCHRONOUS));

What does the asynchronous execution enable?

#### Some ideas:

- Task-level parallelism: concurrent execution of different kernels on different DPU sets
- Concurrent heterogeneous computation on CPU and DPUs

### How to Pass Parameters to the Kernel?

- We can use serial and parallel transfers
- We pass them directly to the scratchpad memory of the DPU
  - Working RAM (WRAM): 64KB per DPU
- This is useful for input parameters and some results

// Host code (host/app.c)
#ifdef SERIAL
DPU_FOREACH (dpu_set, dpu) {
<pre>DPU_ASSERT(dpu_copy_to(dpu, "DPU_INPUT_ARGUMENTS", 0, (const void *)&amp;input_arguments[i], sizeof(input_arguments[0])));</pre>
i++;
}
#else
<pre>DPU_FOREACH(dpu_set, dpu, i) {</pre>
<pre>DPU_ASSERT(dpu_prepare_xfer(dpu, &amp;input_arguments[i]));</pre>
DPU_ASSERT(dpu_push_xfer(dpu_set, DPU_XFER_T0_DPU, "DPU_INPUT_ARGUMENTS", 0, sizeof(input_arguments[0]), DPU_XFER_DEFAULT));
#endif

// In DPU WRAM (dpu/task.c)

\_host dpu\_arguments\_t DPU\_INPUT\_ARGUMENTS;
\_host dpu\_results\_t DPU\_RESULTS[NR\_TASKLETS];

### Recall: Vector Addition (VA)

- Our first programming example
- We partition the input arrays across:
  - DPUs
  - Tasklets, i.e., software threads running on a DPU



### Programming a DPU Kernel (I)

### • Vector addition

1 2 ▼ 3 4 5	<pre>// Vector addition kernel int main_kernel1() {     Tasklet ID     unsigned int tasklet_id = me() Size of vector tile processed by a DPU     uint32_t input_size_dpu_bytes = DPU_INPUT_ARGUMENTS.size; // Input size per DPU in bytes     uint32_t input_size_dpu_bytes_transfer = DPU_INPUT_ARGUMENTS.transfer_size; // Transfer input size per DPU in bytes</pre>
	<pre>// Address of the current processing block in MRAM uint32 t base_tasklet = tasklet_id &lt;&lt; BLOCK_SIZE_LOG2; MRAM addresses of arrays A and B uint32_t mram_base_addr_A = (uint32_t)DPU_MRAM_HEAP_POINTER; uint32_t mram_base_addr_B = (uint32_t)(DPU_MRAM_HEAP_POINTER + input_size_dpu_bytes_transfer);</pre>
	<pre>// Initialize a local cache to store the MRAM block T *cache_A = (T *) mem_alloc(BLOCK_SIZE); T *cache_B = (T *) mem_alloc(BLOCK_SIZE); WRAM allocation</pre>
	<pre>for(unsigned int byte_index = base_tasklet; byte_index &lt; input_size_dpu_bytes; byte_index += BLOCK_SIZE * NR_TASKLETS){     // Bound checking     uint32_t l_size_bytes = (byte_index + BLOCK_SIZE &gt;= input_size_dpu_bytes) ? (input_size_dpu_bytes - byte_index) : BLOCK_SIZE;</pre>
	<pre>// Load cache with current MRAM block mram_read((mram_ptr void const*)(mram_base_addr_A + byte_index), cache_A, l_size_bytes); mram_read((mram_ptr void const*)(mram_base_addr_B + byte_index), cache_B, l_size_bytes); transfers</pre>
	<pre>// Computer vector addition vector_addition(cache_B, cache_A, l_size_bytes &gt;&gt; DIV); Vector addition (see next slide) // Write cache_to_current_MRAM_block // Write cache_to_current_MRAM_block</pre>
	<pre>mram_write(cache_B, (mram_ptr void*)(mram_base_addr_B + byte_index), l_size_bytes); WRAM-MRAM DMA transfer } return 0; }</pre>

### Programming a DPU Kernel (II)

Vector addition





# **Intra-DPU Synchronization**

### **Synchronization Primitives**

- A tasklet is the software abstraction of a hardware thread
- Each tasklet can have its own memory space in WRAM
  - Tasklets can also share data in WRAM by sharing pointers
- Tasklets within the same DPU can synchronize
  - Mutual exclusion
    - mutex\_lock(); mutex\_unlock();
  - Handshakes
    - handshake\_wait\_for(); handshake\_notify();
  - Barriers
    - barrier\_wait();
  - Semaphores
    - sem\_give(); sem\_take();

### Parallel Reduction (I)

Tasklets in a DPU can work together on a parallel reduction



# Parallel Reduction (II)

• Each tasklet computes a local sum



### Parallel Reduction (III)

• Each tasklet computes a local sum



### **Final Reduction**

• A single tasklet can perform the final reduction

```
for(unsigned int byte_index = base_tasklet; byte_index < input_size_dpu_bytes; byte_index += BLOCK_SIZE * NR_TASKLETS){</pre>
   uint32_t l_size_bytes = (byte_index + BLOCK_SIZE >= input_size_dpu_bytes) ? (input_size_dpu_bytes - byte_index) : BLOCK_SIZE;
   mram read(( mram ptr void const*)(mram base addr A + byte index), cache A, l size bytes);
   l_count += reduction(cache_A, l_size_bytes >> DIV); Accumulate in a local sum
// Copy local count to shared array in WRAM
message[tasklet_id] = l_count; Copy local sum into WRAM
 // Single-thread reduction
 // Barrier
barrier_wait(&my_barrier);
                               Barrier synchronization
 if(tasklet_id == 0){
     #pragma unroll
     for (unsigned int each_tasklet = 1; each_tasklet < NR_TASKLETS; each_tasklet++){</pre>
         message[0] += message[each_tasklet]; Sequential accumulation
     }
     // Total count in this DPU
     result->t count = message[0];
```

### **Vector Reduction: Naïve Mapping**



Slide credit: Hwu & Kirk



### **Using Barriers: Tree-Based Reduction**

- Multiple tasklets can perform a tree-based reduction
  - After every iteration tasklets synchronize with a barrier
  - Half of the tasklets retire at the end of an iteration

// Barrier
<pre>barrier_wait(&amp;my_barrier);</pre>
#pragma unroll
<pre>for (unsigned int offset = 1; offset &lt; NR_TASKLETS; offset &lt;&lt;= 1){</pre>
<pre>if((tasklet_id &amp; (2*offset - 1)) == 0){</pre>
<pre>message[tasklet_id] += message[tasklet_id + offset];</pre>
}
// Barrier
<pre>barrier_wait(&amp;my_barrier); Barrier synchronization</pre>
}

A handshake-based tree-based reduction is also possible. We can compare single-tasklet, barrier-based, and handshake-based versions\*



\*Gómez-Luna et al., "Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture," <u>https://arxiv.org/pdf/2105.03814.pdf</u>

96

### Tree-Based Reduction on UPMEM PIM (I)

• Single-thread vs. Barrier-based vs. Handshake-based on 1 DPU



#Tasklets

High cost of intra-DPU synchronization (especially, barrier synchronization) when there is small amount of computation

SAFARI

Gómez-Luna et al. "Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture." *arXiv preprint arXiv:2105.03814* (2021). <u>https://arxiv.org/pdf/2105.03814.pdf</u>

### Tree-Based Reduction on UPMEM PIM (II)

# • Single-thread vs. Barrier-based vs. Handshake-based on 1 DPU



#Tasklets

### Cost of intra-DPU synchronization gets amortized when there is large amount of computation

SAFARI

Gómez-Luna et al. "Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture." *arXiv preprint arXiv:2105.03814* (2021). <u>https://arxiv.org/pdf/2105.03814.pdf</u>

### **Parallel Reduction on GPU**



### Prefix-Sum (Scan)

Input

1	2	3	4	1	1	1	1	0	1	2	3	2	2	2	2
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

**Output (Exclusive Scan)** 

out[0] = 0; // Identity value
for(int i=1; i<n; i++)
 out[i] = out[i-1] + in[i-1];</pre>

0	1	3	6	10	11	12	13	14	14	15	17	20	22	24	26
---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----

**Output (Inclusive Scan)** 

out[0] = in[0];
for(int i=1; i<n; i++)
 out[i] = out[i-1] + in[i];</pre>

### Hierarchical (Inclusive) Scan: 1 DPU



#### Per-tasklet (Inclusive) Scan



# Per-DPU (Inclusive) Scan (I)

• Each tasklet computes scan locally

```
// Load cache with current MRAM block
mram_read((const __mram_ptr void*)(mram_base_addr_A + byte_index), cache_A, BLOCK_SIZE);
// Scan in each tasklet
T l_count = scan(cache_B, cache_A); Per-tasklet scan
// Sync with adjacent tasklets
T p_count = handshake_sync(l_count, tasklet_id);
// Add in each tasklet
add(cache_B, p_count);
// Write cache to current MRAM block
mram_write(cache_B, (__mram_ptr void*)(mram_base_addr_B + byte_index), BLOCK_SIZE);
```

```
17 // Scan in each tasklet

18 ▼ static T scan(T *output, T *input){

19 output[0] = input[0];

20 #pragma unroll

21 ▼ for(unsigned int j = 1; j < REGS; j++) {

22 output[j] = output[j - 1] + input[j];

23 ▲ }

24 return output[REGS - 1];

25 ▲ }
```

# Per-DPU (Inclusive) Scan (II)

### • Each tasklet communicates with adjacent tasklets

1 2 3 4 5	<pre>// Load cache with current MRAM bloc mram_read((constmram_ptr void*)(m // Scan in each tasklet T l_count = scan(cache_B, cache_A);</pre>	ck nram_base_addr_A + byte_index), cache_A, BLOCK_SIZE); Per-tasklet scan
	<pre>// Sync with adjacent tasklets T p_count = handshake_sync(l_count,</pre>	tasklet_id); Handshake-based synchronization
10 11 12 13 14	<pre>// Add in each tasklet add(cache_B, p_count); // Write cache to current MRAM blo mram_write(cache_B, (mram_ptr vo 34</pre>	<pre>// Handshake with adjacent tasklets static T handshake_sync(T l_count, unsigned int tasklet_id){    T p_count;    // Wait and read message    if(tasklet_id != 0){       handshake_wait_for(tasklet_id - 1);    } </pre>
	35 36 37 38 39 40	<pre>p_count = message[tasklet_id]; } else     p_count = 0; // Write message and notify if(tacklet_id &lt; NP_TASKLETS = 1){</pre>
	41 42 43 44 45 46	<pre>message[tasklet_id + 1] = p_count + l_count;</pre>

# Per-DPU (Inclusive) Scan (III)

### • Each tasklet adds an offset to each own element

// Load cache with current MRAM block
<pre>mram_read((constmram_ptr void*)(mram_base_addr_A + byte_index), cache_A, BLOCK_SIZE);</pre>
// Scan in each tasklet
T l_count = scan(cache_B, cache_A); Per-tasklet scan
// Sync with adjacent tasklets
T p_count = handshake_sync(l_count, tasklet_id); Handshake-based synchronization
// Add in each tasklet
add(cache_B, p_count); Per-tasklet add
// Write cache to current MRAM block
<pre>mram_write(cache_B, (mram_ptr void*)(mram_base_addr_B + byte_index), BL0CK_SIZE);</pre>



### Scan-Scan-Add (SSA)



#### Per-DPU (Inclusive) Scan



### **SSA: Memory Accesses**

- Scan
  - First kernel reads input array (N elements) and writes array with per-DPU prefix sums (N elements)
- Scan
  - Second kernel reads and writes N / PER\_DPU\_SIZE elements
- Add
  - Third kernel reads array with per-DPU prefix sums (N elements) and writes output (N elements)
- 4N elements are read/written



### Reduce-Scan-Scan (RSS)



### **RSS: Memory Accesses**

- Reduce
  - First kernel reads input array (N elements) and writes per-DPU reduction (N / PER\_DPU\_SIZE elements)
- Scan
  - Second kernel reads and writes N / PER\_DPU\_SIZE elements
- Scan
  - Third kernel reads input array (N elements) and scan partial sums (N / PER\_DPU\_SIZE elements), and writes output (N elements)
- 3N elements are read/written


### SCAN-SSA vs. SCAN-RSS on UPMEM PIM

### • SCAN-SSA vs. SCAN-RSS on 1 DPU



The cost of **intra-DPU synchronization** in RSS (in Reduce step) may be **noticeable for small arrays**. **For large arrays, RSS is faster than SSA**, since it saves memory accesses

SAFARI

Gómez-Luna et al. "Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture." *arXiv preprint arXiv:2105.03814* (2021). <u>https://arxiv.org/pdf/2105.03814.pdf</u>

### Parallel Prefix-Sum (Scan) on GPU



### **UPMEM SDK Documentation**



#### 2023.1.0

#### Search docs

#### **GETTING STARTED**

The UPMEM DPU toolchain
Installing the UPMEM DPU toolchain
Hello World! Example

#### PROGRAMMING

#### Introduction

Tasklet management and synchronization

Memory management

Standard library functions

Exceptions

Controlling the execution of DPUs from host applications

Communication with host applications

Advanced Features of the Host API

Logging

🔺 / User Manual

#### **User Manual**

#### **Getting started**

- The UPMEM DPU toolchain
  - Notes before starting
  - The toolchain purpose
  - dpu-upmem-dpurte-clang
    - Limitations
  - The DPU Runtime Library
  - The Host Library
  - dpu-lldb
- Installing the UPMEM DPU toolchain
  - Dependencies
    - Python
  - Installation packages
    - Installation from tar.gz binary archive
  - Functional simulator
- Hello World! Example
  - Purpose
  - Writing and building the program

### **SAFARI**

https://sdk.upmem.com/2023.1.0/

### Programming UPMEM PIM (I)



Data-Centric Architectures: Fundamentally Improving Performance and Energy

### Programming UPMEM PIM (II)



# Microbenchmarking of UPMEM PIM

# **DPU Pipeline**

- In-order pipeline
  - Up to 425 MHz
- Fine-grain multithreaded
  - 24 hardware threads
- 14 pipeline stages
  - DISPATCH: Thread selection
  - FETCH: Instruction fetch
  - **READOP:** Register file
  - FORMAT: Operand formatting
  - ALU: Operation and WRAM
  - MERGE: Result formatting



### Arithmetic Throughput: Microbenchmark

- Goal
  - Measure the maximum arithmetic throughput for different datatypes and operations
- Microbenchmark
  - We stream over an array in WRAM and perform read-modify-write operations
  - Experiments on one DPU
  - We vary the number of tasklets from 1 to 24
  - Arithmetic operations: add, subtract, multiply, divide
  - Datatypes: int32, int64, float, double
- We measure cycles with an accurate cycle counter that the SDK provides
  - We include WRAM accesses (including address calculation) and arithmetic operation

### Microbenchmark for INT32 ADD Throughput

1	<pre>#define SIZE 256</pre>
2	<pre>int* bufferA = mem_alloc(SIZE * sizeof(int));</pre>
3	<pre>for(int i = 0; i &lt; SIZE; i++){</pre>
4	<pre>int temp = bufferA[i];</pre>
5	temp += scalar;
6	<pre>bufferA[i] = temp;</pre>
7	}

	1	move r2, 0	
SA	2	.LBB0_1:	// Loop header
	3	<pre>lsl_add r3, r0, r2, 2</pre>	// Address calculation
DP	4	lw r4, r3, 0	// Load from WRAM
	5	add r4, r4, r1	// Add
ME	6	sw r3, 0, r4	// Store to WRAM
ы С С	7	add r2, r2, 1	// Index update
	8	<pre>jneq r2, 256, .LBB0_1</pre>	<pre>// Conditional jump</pre>

#### SAFARI

C-based code

# **Arithmetic Throughput: 11 Tasklets**



#### **KEY OBSERVATION 1**

The arithmetic throughput of a DRAM **Processing Unit** saturates at 11 or more tasklets.

This observation is consistent for different datatypes (INT32, INT64, UINT32, UINT64, FLOAT, **DOUBLE**) and operations (ADD, SUB, MUL, DIV).

# **Arithmetic Throughput: ADD/SUB**



# **Arithmetic Throughput: #Instructions**

Compiler explorer: <u>https://dpu.dev</u>



6 instructions in the 32-bit ADD/SUB microbenchmark 7 instructions in the 64-bit ADD/SUB microbenchmark

### SAFARI

25 26

27

# **Arithmetic Throughput: ADD/SUB**



# **Arithmetic Throughput: MUL/DIV**



# **Arithmetic Throughput: Native Support**



SAFARI

#### **KEY OBSERVATION 2**

 DPUs provide native hardware support for 32and 64-bit integer addition and subtraction, leading to high throughput for these operations.

 DPUs do not natively support 32- and 64-bit multiplication and division, and floating point operations. These operations are emulated by the UPMEM runtime library, leading to much lower throughput.

123

### Microbenchmark: Arithmetic Throughput

• Arithmetic throughput for different operations and datatypes

G CMU-SAFARI / prim-benchmarks	③ Unwatch ▼ 2   Star 2   Fork 1				
<> Code  Ssues In Pull requests	🕑 Actions 🛄 Projects 🛄 Wiki	🕑 Security 🗠 Insights 🕸 Settings			
Prim-benchmarks / Microbenchmarks / Arithmetic-Throughput /       Go to file       Add file +					
Juan Gomez Luna PrIM first commit		3de4b49 9 days ago 🕚 History			
apu dpu	PrIM first commit	9 days ago			
host	PrIM first commit	9 days ago			
support	PrIM first commit	9 days ago			
🗅 Makefile	PrIM first commit	9 days ago			
🗅 run.sh	PrIM first commit	9 days ago			

### **DPU: WRAM Bandwidth**



### WRAM Bandwidth: Microbenchmark

### • Goal

- Measure the WRAM bandwidth for the STREAM benchmark
- Microbenchmark
  - We implement the four versions of STREAM: COPY, ADD, SCALE, and TRIAD
  - The operations performed in ADD, SCALE, and TRIAD are addition, multiplication, and addition+multiplication, respectively
  - We vary the number of tasklets from 1 to 16
  - We show results for 1 DPU
- We do not include accesses to MRAM

### **STREAM Benchmark in WRAM**



### WRAM Bandwidth: STREAM



How can we estimate the bandwidth?

Assuming that the pipeline is full, and *Bytes* is the number of bytes read and written:

in

 $Bytes \times frequency_{DPU}$ 

*#instructions* 

WRAM Bandwidth

### WRAM Bandwidth: COPY



**COPY** executes 2 instructions (WRAM load and store). With 11 tasklets, 11 × 16 bytes in 22 cycles: WRAM Bandwidth  $\left(in\frac{B}{S}\right) = 2,800\frac{MB}{s}$  at 350 MHz SAFARI

### WRAM Bandwidth: ADD



### WRAM Bandwidth: Access Patterns

• All 8-byte WRAM loads and stores take one cycle when the DPU pipeline is full

#### **KEY OBSERVATION 3**

The sustained bandwidth provided by the DPU's internal Working memory (WRAM) is **independent of the memory access pattern** (either streaming, strided, or random access pattern).

**All 8-byte WRAM loads and stores take one cycle**, when the DPU's pipeline is full (i.e., with 11 or more tasklets).

- Microbenchmark: c[a[i]]=b[a[i]];
  - Unit-stride: a[i]=a[i-1]+1;
  - Strided: a[i]=a[i-1]+stride;
  - Random: a[i]=rand();

### Microbenchmark: STREAM and WRAM

• STREAM benchmark and WRAM access patterns

CMU-SAFARI / prim-benchmarks	Our Star 2 → Star 2     Star 2     Star 1     Star 1				
<> Code  Issues  Pull requests	➢ Actions <sup>Ⅲ</sup> Projects <sup>Ⅲ</sup> Will	ki 🕕 Security 🗠 Insights 🕸 Settings			
Prim-benchmarks / Microbenchmarks / STREAM /     Go to file					
পালি <b>- prim-benchmarks</b> / Microbend	chmarks / WRAM /	Go to file Add file - ····			
Juan Gomez Luna PrIM first commit	3de4b49 9 days ago 🕚 History				
1223					
apu dpu	PrIM first commit	9 days ago			
host	PrIM first commit	9 days ago			
support	PrIM first commit	9 days ago			
🗅 Makefile	PrIM first commit	9 days ago			
🗅 run.sh	PrIM first commit	9 days ago			

### **DPU: MRAM Latency and Bandwidth**





### MRAM Bandwidth

- Goal
  - Measure MRAM bandwidth for different access patterns
- Microbenchmarks
  - Latency of a single DMA transfer for different transfer sizes
    - mram\_read(); // MRAM-WRAM DMA transfer
    - mram\_write(); // WRAM-MRAM DMA transfer
  - STREAM benchmark
    - COPY, COPY-DMA
    - ADD, SCALE, TRIAD
  - Strided access pattern
    - Coarse-grain strided access
    - Fine-grain strided access
  - Random access pattern (GUPS)
- We do include accesses to MRAM

# MRAM Read and Write Latency (I)



# MRAM Read and Write Latency (II)



#### **KEY OBSERVATION 4**

• The DPU's **Main memory (MRAM) bank access latency increases linearly** with the transfer size.

• The maximum theoretical MRAM bandwidth is 2 bytes per cycle.

# MRAM Read and Write Latency (III)



Read and write accesses to MRAM are symmetric

The sustained MRAM bandwidth increases

with data transfer size

#### **PROGRAMMING RECOMMENDATION 1**

For data movement between the DPU's MRAM bank and the WRAM, **use large DMA transfer sizes when all the accessed data is going to be used**.

# MRAM Read and Write Latency (IV)



#### MRAM latency changes slowly between 8 and 128 bytes

For small transfers, the fixed cost ( $\alpha$ ) dominates the variable cost ( $\beta \times size$ )

#### **PROGRAMMING RECOMMENDATION 2**

For small transfers between the MRAM bank and the WRAM, **fetch more bytes than necessary within a 128-byte limit**. Doing so increases the likelihood of finding data in WRAM for later accesses (i.e., the program can check whether the desired data is in WRAM before issuing a new MRAM access).

### MRAM Read and Write Latency (V)



### 2,048-byte transfers are only 4% faster than 1,024-byte transfers

Larger transfers require more WRAM, which may limit the number of tasklets

#### **PROGRAMMING RECOMMENDATION 3**

**Choose the data transfer size between the MRAM bank and the WRAM based on the program's WRAM usage**, as it imposes a tradeoff between the sustained MRAM bandwidth and the number of tasklets that can run in the DPU (which is dictated by the limited WRAM capacity).

### MRAM Bandwidth

- Goal
  - Measure MRAM bandwidth for different access patterns
- Microbenchmarks
  - Latency of a single DMA transfer for different transfer sizes
    - mram\_read(); // MRAM-WRAM DMA transfer
    - mram write(); // WRAM-MRAM DMA transfer
  - STREAM benchmark
    - COPY, COPY-DMA
    - ADD, SCALE, TRIAD
  - Strided access pattern
    - Coarse-grain strided access
    - Fine-grain strided access
  - Random access pattern (GUPS)
- We do include accesses to MRAM

### **STREAM Benchmark in MRAM**



```
for(int i = 0; i < SIZE; i++){
    bufferB[i] = bufferA[i];
}</pre>
```

### **STREAM Benchmark: COPY-DMA**



The sustained bandwidth of **COPY-DMA** is close to the theoretical maximum (700 MB/s): ~1.6 TB/s for 2,556 DPUs

**COPY-DMA** saturates with two tasklets, even though the DMA engine can perform only one transfer at a time

Using two or more tasklets guarantees that there is always a DMA request enqueued to keep the DMA engine busy

### STREAM Benchmark: Bandwidth Saturation (I)



**COPY** and **ADD** saturate at 4 and 6 tasklets, respectively

SCALE and TRIAD saturate at 11 tasklets

The latency of MRAM accesses becomes longer than the pipeline latency after 4 and 6 tasklets for **COPY** and **ADD**, respectively

The pipeline latency of **SCALE** and **TRIAD** is longer than the MRAM latency for any number of tasklets (both use costly MUL)

### STREAM Benchmark: Bandwidth Saturation (II)



#### **KEY OBSERVATION 5**

• When the access latency to an MRAM bank for a streaming benchmark (COPY-DMA, COPY, ADD) is larger than the pipeline latency (i.e., execution latency of arithmetic operations and WRAM accesses), the performance of the DPU saturates at a number of tasklets smaller than 11. This is a memory-bound workload.

• When the pipeline latency for a streaming benchmark (SCALE, TRIAD) is larger than the MRAM access latency, the performance of a DPU saturates at 11 tasklets. This is a compute-bound workload.
## MRAM Bandwidth

- Goal
  - Measure MRAM bandwidth for different access patterns
- Microbenchmarks
  - Latency of a single DMA transfer for different transfer sizes
    - mram\_read(); // MRAM-WRAM DMA transfer
    - mram\_write(); // WRAM-MRAM DMA transfer
  - STREAM benchmark
    - COPY, COPY-DMA
    - ADD, SCALE, TRIAD
  - Strided access pattern
    - Coarse-grain strided access
    - Fine-grain strided access
  - Random access pattern (GUPS)
- We do include accesses to MRAM

## **Strided and Random Access to MRAM**

```
// COARSE-GRAINED STRIDED ACCESS
// Load current MRAM block to WRAM
mram read(( mram ptr void const*)mram address A, bufferA,
        SIZE * sizeof(uint64 t));
mram read(( mram ptr void const*)mram address B, bufferB,
        SIZE * sizeof(uint64 t));
for(int i = 0; i < SIZE; i += stride){</pre>
    bufferB[i] = bufferA[i];
}
// Write WRAM block to MRAM
mram write(bufferB, ( mram ptr void*)mram address B,
        SIZE * sizeof(uint64 t));
// FINE-GRAINED STRIDED & RANDOM ACCESS
for(int i = 0; i < SIZE; i += stride){</pre>
    int index = i * sizeof(uint64 t);
    // Load current MRAM element to WRAM
    mram read(( mram ptr void const*)(mram address A + index), bufferA,
             sizeof(uint64 t));
    // Write WRAM element to MRAM
    mram write(bufferA, ( mram ptr void*)(mram address B + index),
             sizeof(uint64 t));
```

# Strided and Random Accesses (I)



Large difference in maximum sustained bandwidth between coarse-grained and fine-grained DMA

Coarse-grained DMA uses 1,024-byte transfers, while fine-grained DMA uses 8-byte transfers

Random access achieves very similar maximum sustained bandwidth to fine-grained strided approach

# Strided and Random Accesses (II)



The sustained MRAM bandwidth of coarse-grained DMA decreases as the stride increases

The effective utilization of the transferred data decreases as the stride becomes larger (e.g., a stride 4 means that only one fourth of the transferred data is used)

# Strided and Random Accesses (III)



For a stride of 16 or larger, the fine-grained DMA approach achieves higher bandwidth

With stride 16, only one sixteenth of the maximum sustained bandwidth (622.36 MB/s) of coarse-grained DMA is effectively used, which is lower than the bandwidth of fine-grained DMA (72.58 MB/s)

# Strided and Random Accesses (IV)



#### **PROGRAMMING RECOMMENDATION 4**

- For strided access patterns with a **stride smaller than 16 8-byte elements, fetch a large contiguous chunk** (e.g., 1,024 bytes) from a DPU's MRAM bank.
- For strided access patterns with **larger strides and random access patterns**, fetch **only the data elements that are needed** from an MRAM bank.

## **Microbenchmark: Strided and Random**

Strided and random accesses to MRAM

CMU-SAFARI / prim-benchmarks		⊙ Unwatch - 2 ☆ Star 2 % Fork 1
<> Code ⊙ Issues the Pull requests	🕑 Actions 🛛 Projects 💭 Wiki	Security Insights Settings
🐉 main 👻 prim-benchmarks / Microbenc	hmarks / STRIDED /	Go to file Add file -
ື່ main 👻 prim-benchmarks / Microbenc	hmarks / Random-GUPS /	Go to file Add file - ····
Juan Gomez Luna PrlM first commit		3de4b49 9 days ago 🕚 History
•••		
🖿 dpu	PrIM first commit	9 days ago
host	PrIM first commit	9 days ago
support	PrIM first commit	9 days ago
🗅 Makefile	PrIM first commit	9 days ago
🗅 run.sh	PrIM first commit	9 days ago

### **DPU: Arithmetic Throughput vs. Operational Intensity**



### Arithmetic Throughput vs. Operational Intensity (I)

- Goal
  - Characterize memory-bound regions and compute-bound regions for different datatypes and operations
- Microbenchmark
  - We load one chunk of an MRAM array into WRAM
  - Perform a variable number of operations on the data
  - Write back to MRAM
- The experiment is inspired by the Roofline model\*
- We define operational intensity (OI) as the number of arithmetic operations performed per byte accessed from MRAM (OP/B)
- The pipeline latency changes with the operational intensity, but the MRAM access latency is fixed

### Arithmetic Throughput vs. Operational Intensity (II)

```
int repetitions = input repeat >= 1.0 ? (int)input repeat : 1;
int stride
                 = input repeat >= 1.0 ? 1 : (int)(1 / input repeat);
// Load current MRAM block to WRAM
mram read(( mram ptr void const*)mram address A, bufferA, SIZE * sizeof(T));
// Update
                                                           input repeat greater or equal
for(int r = 0; r < repetitions; r++){</pre>
                                                             to 1 indicates the (integer)
    for(int i = 0; i < SIZE; i+=stride){</pre>
                                                           number of repetitions per input
#ifdef ADD
                                                                    element
        bufferA[i] += scalar; // ADD
#elif SUB
                                                            input repeat smaller than 1
        bufferA[i] -= scalar; // SUB
                                                          indicates the fraction of elements
#elif MUL
                                                                 that are updated
        bufferA[i] *= scalar; // MUL
#elif DIV
        bufferA[i] /= scalar; // DIV
#endif
    }
}
```

// Write WRAM block to MRAM
mram\_write(bufferA, (\_\_\_mram\_ptr void\*)mram\_address\_B, SIZE \* sizeof(T));

### Arithmetic Throughput vs. Operational Intensity (III)



We show results of arithmetic throughput vs. operational intensity for (a) 32-bit integer ADD, (b) 32-bit integer MUL, (c) 32-bit floating-point ADD, and (d) 32-bit floating-point MUL (results for other datatypes and operations show similar trends)

### Arithmetic Throughput vs. Operational Intensity (IV)



Operational Intensity (OP/B)

In the memory-bound region, the arithmetic throughput increases with the operational intensity

In the compute-bound region, the arithmetic throughput is flat at its maximum

The throughput saturation point is the operational intensity where the transition between

the memory-bound region and the compute-bound region happens

The throughput saturation point is as low as ¼ OP/B, i.e., 1 integer addition per every 32-bit element fetched

### Arithmetic Throughput vs. Operational Intensity (V)



#### **KEY OBSERVATION 6**

The arithmetic throughput of a DRAM Processing Unit (DPU) saturates at low or very low operational intensity (e.g., 1 integer addition per 32-bit element). Thus, the DPU is fundamentally a compute-bound processor. We expect most real-world workloads be compute-bound in the UPMEM PIM architecture.

#### Microbenchmark: Arithmetic Throughput vs. Operational Intensity

• Arithmetic Throughput versus Operational Intensity

CMU-SAFARI / prim-benchmarks	⊙ Unwato	Ounwatch ▼ 2 Star 2 Fork 1					
<> Code  Issues  Pull requests		🕮 Wiki 🛛 🙂 Security	🗠 Insights 🔯 Settings				
ਿੰ main - prim-benchmarks / Microbe	enchmarks / Operational-Inten	isity /	Go to file Add file - ····				
Juan Gomez Luna PrIM first commit 3de4b49 9 days ago 🕚 History							
apu dpu	PrIM first commit		9 days ago				
host	PrIM first commit		9 days ago				
support	PrIM first commit		9 days ago				
🗅 Makefile	PrIM first commit		9 days ago				
🗅 run.sh	PrIM first commit		9 days ago				

# Benchmarking and Workload Suitability

### **PrIM Benchmarks**

- Goal
  - A common set of workloads that can be used to
    - evaluate the UPMEM PIM architecture,
    - compare software improvements and compilers,
    - compare future PIM architectures and hardware
- Two key selection criteria:
  - Selected workloads from different application domains
  - Memory-bound workloads on processor-centric architectures
- 14 different workloads, 16 different benchmarks\*

# **PrIM Benchmarks: Application Domains**

Domain	Benchmark	Short name
Donco linear algobra	Vector Addition	VA
Dense linear algebra	Matrix-Vector Multiply	GEMV
Sparse linear algebra	Sparse Matrix-Vector Multiply	SpMV
Databases	Select	SEL
DataDases	Unique	UNI
Data analytics	Binary Search	BS
Data analytics	Time Series Analysis	TS
Graph processing	Breadth-First Search	BFS
Neural networks	Multilayer Perceptron	MLP
Bioinformatics	Needleman-Wunsch	NW
Image processing	Image histogram (short)	HST-S
inage processing	Image histogram (large)	HST-L
	Reduction	RED
	Prefix sum (scan-scan-add)	SCAN-SSA
r ar aner prinnitives	Prefix sum (reduce-scan-scan)	SCAN-RSS
	Matrix transposition	TRNS

## **Roofline Model**

• Intel Advisor on an Intel Xeon E3-1225 v6 CPU



All workloads fall in the memory-bound area of the Roofline

### **PrIM Benchmarks: Diversity**

- PrIM benchmarks are diverse:
  - Memory access patterns
  - Operations and datatypes
  - Communication/synchronization

Domain	Banahmark	Short name	Memory access pattern			Computation pattern		Communication/synchronization	
Doman	Benchmark	Short name	Sequential	Strided	Random	Operations	Datatype	Intra-DPU	Inter-DPU
Dance linear algebra	Vector Addition	VA	Yes			add	int32_t		
Dense intear aigeora	Matrix-Vector Multiply	GEMV	Yes			add, mul	uint32_t		
Sparse linear algebra	Sparse Matrix-Vector Multiply	SpMV	Yes		Yes	add, mul	float		
Databases	Select	SEL	Yes			add, compare	int64_t	handshake, barrier	Yes
Databases	Unique	UNI	Yes			add, compare	int64_t	handshake, barrier	Yes
Data analytica	Binary Search	BS	Yes		Yes	compare	int64_t		
Data analytics	Time Series Analysis	TS	Yes			add, sub, mul, div	int32_t		
Graph processing	Breadth-First Search	BFS	Yes		Yes	bitwise logic uint64_t		barrier, mutex	Yes
Neural networks	Multilayer Perceptron	MLP	Yes			add, mul, compare	int32_t		
Bioinformatics	Needleman-Wunsch	NW	Yes	Yes		add, sub, compare	int32_t	barrier	Yes
Imaga processing	Image histogram (short)	HST-S	Yes		Yes	add	uint32_t	barrier	Yes
mage processing	Image histogram (long)	HST-L	Yes		Yes	add	uint32_t	barrier, mutex	Yes
Parallel primitives	Reduction	RED	Yes	Yes		add	int64_t	barrier	Yes
	Prefix sum (scan-scan-add)	SCAN-SSA	Yes			add	int64_t	handshake, barrier	Yes
	Prefix sum (reduce-scan-scan)	SCAN-RSS	Yes			add	int64_t	handshake, barrier	Yes
	Matrix transposition	TRNS	Yes		Yes	add, sub, mul	int64_t	mutex	

### **PrIM Benchmarks: Inter-DPU Communication**

Domain	Benchmark	Short name	Memory Sequential	y access pa Strided	attern Random	Computation J Operations	pattern Datatype	Communication/synchronization Intra-DPU Inter-DPU	
Dense linear algebra	Vector Addition	VA	Yes			add	int32_t		
Dense mieur uigebru	Matrix-Vector Multiply	GEMV	Yes			add, mul	uint32 t		
Sparse linear algebra	Sparse Matrix-Vector Multiply	SpMV	Yes		Yes	add, mul	float		
Database	Select	SEL •	Yes			add, compare	int64_t	handshake, barrier	Yes
	-Unique U COM					add, compare	int64_t	handshake, barrier	Yes
Data analytica	Binary Search	BS	Yes		Yes	compare	int64_t		
	Time Series Analysis	TS	Yes			add, sub, mul, div	int32_t		
Graph processing	Breadth-First Search	• BFS	Yes		Yes	bitwise logic	uint64_t	barrier, mutex	Yes
Neural networks	Multilayer Perceptron					add, mul, compare	int32_t		
Bioinformatics	Needleman, Wuhich , HSI	- <b>S,</b> NMSI	-L, KED	Yes		add, sub, compare	int32_t	barrier	Yes
Image processing	Image histogram (short)	HST-S	Yes		Yes	add	uint32_t	barrier	Yes
image processing	Image histogram (Torkg) - CPU	JURST	erses		Yes	add	uint32_t	barrier, mutex	Yes
Parallel primitives	Reduction	RED	Yes	Yes		add	int64_t	barrier	Yes
	PrefixSum (scin) cut-ad	O TAN-194 (	ermed	late	resu	ts. add	int64_t	handshake, barrier	Yes
	Prefix sum (reduce-scan-scan)	SCAN-RSS	Yes			add	int64_t	handshake, barrier	Yes
	•MaBxFrSnspfsflienP, NV	V, STEAN	-SSA, S	<b>ICAN</b>	RSS	add, sub, mul	int64_t	mutex	

• DPU-CPU and CPU-DPU transfers

## **PrIM Benchmarks**

- 16 benchmarks and scripts for evaluation
- <u>https://github.com/CMU-</u> <u>SAFARI/prim-benchmarks</u>

CMU-	SAFARI / pri	m-benchmarks						۲
<> Code	<ul><li>⊙ Issues</li></ul>	្រា Pull requests		III Projects	🕮 Wiki	I Security	🗠 Insights	诊 Setting
69	main 👻 ဦ 1	I branch 🛛 🕞 0 tags				Go to file	Add file -	⊻ Code -
	Juan Gomez L	<b>una</b> PrIM first comr	nit			3de4b49 1	5 days ago 🕚	2 commits
	BFS		PrIM first o	ommit			1	15 days ago
	BS		PrIM first o	ommit			1	15 days ago
	GEMV		PrIM first o	ommit			1	15 days ago
	HST-L		PrIM first o	ommit			1	15 days ago
	HST-S		PrIM first o	ommit			1	15 days ago
	MLP		PrIM first o	ommit			1	15 days ago
	Microbenchma	irks	PrIM first o	ommit			1	15 days ago
	NW		PrIM first c	ommit			1	15 days ago
	RED		PrIM first o	ommit			1	15 days ago
	SCAN-RSS		PrIM first o	ommit			1	15 days ago
	SCAN-SSA		PrIM first o	ommit			1	15 days ago
	SEL		PrIM first c	ommit			1	15 days ago
	SpMV		PrIM first o	ommit			1	15 days ago
	TRNS		PrIM first c	ommit			1	15 days ago
	TS		PrIM first o	ommit			1	15 days ago
	UNI		PrIM first o	ommit			1	15 days ago
	VA		PrIM first o	ommit			1	15 days ago
۵	LICENSE		PrIM first o	ommit			1	15 days ago
۵	README.md		PrIM first o	ommit			1	15 days ago
۵	run_strong_full	l.py	PrIM first o	ommit			1	15 days ago
۵	run_strong_ran	ık.py	PrIM first o	ommit			1	15 days ago
D	run_weak.py		PrIM first o	ommit			1	15 days ago

# Outline

- Introduction
  - Accelerator Model
  - UPMEM-based PIM System Overview
- UPMEM PIM Programming
  - Vector Addition
  - CPU-DPU Data Transfers
  - Inter-DPU Communication
  - CPU-DPU/DPU-CPU Transfer Bandwidth
- DRAM Processing Unit
  - Arithmetic Throughput
  - WRAM and MRAM Bandwidth
- PrIM Benchmarks
  - Roofline Model
  - Benchmark Diversity
- Evaluation
  - Strong and Weak Scaling
  - Comparison to CPU and GPU
- Key Takeaways

# **Evaluation Methodology**

- We evaluate the 16 PrIM benchmarks on two UPMEMbased systems:
  - 2,556-DPU system
  - 640-DPU system
- Strong and weak scaling experiments on the 2,556-DPU system
  - 1 DPU with different numbers of tasklets
  - 1 rank (strong and weak)
  - Up to <u>32</u> ranks

Strong scaling refers to how the execution time of a program solving a particular problem varies with the number of processors for a fixed problem size

Weak scaling refers to how the execution time of a program solving a particular problem varies with the number of processors for a fixed problem size per processor

# **Evaluation Methodology**

- We evaluate the 16 PrIM benchmarks on two UPMEMbased systems:
  - 2,556-DPU system
  - 640-DPU system
- Strong and weak scaling experiments on the 2,556-DPU system
  - 1 DPU with different numbers of tasklets
  - 1 rank (strong and weak)
  - Up to 32 ranks
- Comparison of both UPMEM-based PIM systems to state-of-the-art CPU and GPU
  - Intel Xeon E3-1240 CPU
  - NVIDIA Titan V GPU

# 2,560-DPU System

- UPMEM-based PIM system with 20 UPMEM DIMMs of 16 chips each (40 ranks)
  - P21 DIMMs

- Dual x86 socket
  - UPMEM DIMMs coexist with regular DDR4 DIMMs
  - 2 memory controllers/socket (3 channels each)
  - 2 conventional DDR4 DIMMs on one channel of one controller



# 640-DPU System

- UPMEM-based PIM system with 10 UPMEM DIMMs of 8 chips each (10 ranks)
  - E19 DIMMs
  - x86 socket
    - 2 memory controllers
       (3 channels each)
    - 2 conventional DDR4 DIMMs on one channel of one controller



### Datasets

• Strong and weak scaling experiments

Benchmark	Strong Scaling Dataset	Weak Scaling Dataset	MRAM-WRAM Transfer Sizes
VA	1 DPU-1 rank: 2.5M elem. (10 MB) 32 ranks: 160M elem. (640 MB)	2.5M elem./DPU (10 MB)	1024 bytes
GEMV	1 DPU-1 rank: 8192 × 1024 elem. (32 MB)   32 ranks: $163840 \times 4096$ elem. (2.56 GB)	$1024\times2048$ elem./DPU (8 MB)	1024 bytes
SpMV	<i>bcsstk30</i> [253] (12 MB)	bcsstk30 [253]	64 bytes
SEL	1 DPU-1 rank: 3.8M elem. (30 MB)   32 ranks: 240M elem. (1.9 GB)	3.8M elem./DPU (30 MB)	1024 bytes
UNI	1 DPU-1 rank: 3.8M elem. (30 MB)   32 ranks: 240M elem. (1.9 GB)	3.8M elem./DPU (30 MB)	1024 bytes
BS	2M elem. (16 MB). 1 DPU-1 rank: 256K queries. (2 MB)   32 ranks: 16M queries. (128 MB)	2M elem. (16 MB). 256K queries./DPU (2 MB).	8 bytes
TS	256 elem. query. 1 DPU-1 rank: 512K elem. (2 MB)   32 ranks: 32M elem. (128 MB)	512K elem./DPU (2 MB)	256 bytes
BFS	loc-gowalla [254] (22 MB)	<i>rMat</i> [255] ( $\approx$ 100K vertices and 1.2 <i>M</i> edges per DPU)	8 bytes
MLP	3 fully-connected layers. 1 DPU-1 rank: 2K neurons (32 MB)   32 ranks: ≈160K neur. (2.56 GB)	3 fully-connected layers. 1K neur./DPU (4 MB)	1024 bytes
NW	1 DPU-1 rank: 2560 bps (50 MB), large/small sub-block= $\frac{2560}{\#DPUs}$ /2   32 ranks: 64K bps (32 GB), l./s.=32/2	512 bps/DPU (2MB), l./s.=512/2	8, 16, 32, 40 bytes
HST-S	1 DPU-1 rank: 1536 $\times$ 1024 input image [256] (6 MB)   32 ranks: 64 $\times$ input image	$1536 \times 1024$ input image [256]/DPU (6 MB)	1024 bytes
HST-L	1 DPU-1 rank: 1536 $\times$ 1024 input image [256] (6 MB)   32 ranks: 64 $\times$ input image	$1536 \times 1024$ input image [256]/DPU (6 MB)	1024 bytes
RED	1 DPU-1 rank: 6.3M elem. (50 MB)   32 ranks: 400M elem. (3.1 GB)	6.3M elem./DPU (50 MB)	1024 bytes
SCAN-SSA	1 DPU-1 rank: 3.8M elem. (30 MB)   32 ranks: 240M elem. (1.9 GB)	3.8M elem./DPU (30 MB)	1024 bytes
SCAN-RSS	1 DPU-1 rank: 3.8M elem. (30 MB)   32 ranks: 240M elem. (1.9 GB)	3.8M elem./DPU (30 MB)	1024 bytes
TRNS	1 DPU-1 rank: 12288 × 16 × 64 × 8 (768 MB)   32 ranks: 12288 × 16 × 2048 × 8 (24 GB)	$12288 \times 16 \times 1 \times 8 / \text{DPU}$ (12 MB)	128, 1024 bytes

The PrIM benchmarks repository includes all datasets and scripts used in our evaluation

<u> https://github.com/CMU-SAFARI/prim-benchmarks</u>

# Strong Scaling: 1 DPU (I)

- Strong scaling experiments on 1 DPU
  - We set the number of tasklets to 1, 2, 4, 8, and 16
  - We show the breakdown of execution time:
    - DPU: Execution time on the DPU
    - Inter-DPU: Time for inter-DPU communication via the host CPU
    - CPU-DPU: Time for CPU to DPU transfer of input data
    - DPU-CPU: Time for DPU to CPU transfer of final results
  - Speedup over 1 tasklet

SAFARI



172

# Strong Scaling: 1 DPU (II)



SAFAR

VA, GEMV, SpMV, SEL, UNI, TS, MLP, NW, HST-S, RED, SCAN-SSA (Scan kernel), SCAN-RSS (both kernels), and TRNS (Step 2 kernel), the best performing number of tasklets is 16

Speedups 1.5-2.0x as we double the number of tasklets from 1 to 8. Speedups 1.2-1.5x from 8 to 16, since the pipeline throughput saturates at 11 tasklets

#### **KEY OBSERVATION 10**

A number of tasklets greater than 11 is a good choice for most realworld workloads we tested (16 kernels out of 19 kernels from 16 benchmarks), as it fully utilizes the DPU's pipeline.

# Strong Scaling: 1 DPU (III)



VA, GEMV, SpMV, BS, TS, MLP, HST-S do not use intra-DPU synchronization primitives In SEL, UNI, NW, RED, SCAN-SSA (Scan kernel), SCAN-RSS (both kernels), synchronization is lightweight

BFS, HST-L, TRNS (Step 3) use mutexes, which cause contention when accessing shared data structures

# Strong Scaling: 1 DPU (IV)



SAFAR

VA, GEMV, SpMV, BS, TS, MLP, HST-S do not use intra-DPU synchronization primitives

In SEL, UNI, NW, RED, SCAN-SSA (Scan kernel), SCAN-RSS (both kernels), synchronization is lightweight

BFS, HST-L, TRNS (Step 3) use mutexes, which cause contention when accessing shared data structures

#### **KEY OBSERVATION 11**

Intensive use of **intra-DPU synchronization across tasklets (e.g., mutexes, barriers, handshakes) may limit scalability**, sometimes causing the best performing number of tasklets to be lower than 11.

# Strong Scaling: 1 DPU (V)



SAFAR

SCAN-SSA (Add kernel) is not compute-intensive. Thus, performance saturates with less that 11 tasklets (recall STREAM ADD). BS shows similar behavior

#### **KEY OBSERVATION 12**

Most real-world workloads are in the compute-bound region of the DPU (all kernels except SCAN-SSA (Add kernel) and BS), i.e., the pipeline latency dominates the MRAM access latency.

# Strong Scaling: 1 DPU (VI)



SAFARI

The amount of time spent on CPU-DPU and DPU-CPU transfers is low compared to the time spent on DPU execution

TRNS performs step 1 of the matrix transposition via the CPU-DPU transfer. Using small transfers (8 elements) does not exploit full CPU-DPU

bandwidth

#### **KEY OBSERVATION 13**

**Transferring large data chunks from/to the host CPU is preferred** for input data and output results due to higher sustained CPU-DPU/DPU-CPU bandwidths.

# Strong Scaling: 1 Rank (I)

Strong scaling (su) 250 400 DPU DPU DPU -O-Speedup Speedu experiments on 1 rank 0 200 E 150 Time on Time Time 30 sedup 40 p 30 Ū We set the number of \_ **DPU-CPU** 2500 20 **CPU-DPU** tasklets to the best Inter-DPU 18 performing one DPU 16  $\triangleleft$ Time (ms) 2000 16 Speedup #DPUs The number of DPUs 14 Speedup 1500 12 is 1, 4, 16, 64 ----Spee -O-Speed 10 40 np We show the Execution 30 ġ 1000 8 breakdown of 6 execution time: 500 4 P T  $\triangleleft$ **DPU:** Execution time #DPU #DPUs 2 on the DPU 0 0 Inter-DPU: Time for SE 400 350 Spe NW 4 16 64 inter-DPU 40 dnpəəds **#DPUs** communication via 20 ds the host CPU X 100 **CPU-DPU:** Time for CPU to DPU transfer MLP  $\triangleleft$ NW  $\triangleleft$ #DPUs of input data **DPU-CPU:** Time for (S 600 57.E+05 E 6.E+05 DPU to CPU transfer 40 np of final results 40 40 anpeed 30 Đ Speedup over 1 DPU #DPUs **#DPUs** #DPUs

# Strong Scaling: 1 Rank (II)



SAFARI

VA, GEMV, SpMV, SEL, UNI, BS, TS, MLP, HST-S, HSTS-L, RED, SCAN-SSA (both kernel), SCAN-RSS (both kernels), and TRNS (both kernels) scale linearly with the number of DPUs

Scaling is sublinear for BFS and NW

BFS suffers load imbalance due to irregular graph topology

NW computes a diagonal of a 2D matrix in each iteration. More DPUs does not mean more parallelization in shorter diagonals.

## Strong Scaling: 1 Rank (III)



SAFARI

VA, GEMV, SpMV, BS, TS, TRNS do not need inter-DPU synchronization

SEL, UNI, HST-S, HST-L, RED, SCAN-SSA, SCAN-RSS need inter-DPU synchronization but 64 DPUs still obtain the best performance

BFS, MLP, NW require heavy inter-DPU synchronization, involving DPU-CPU and CPU-DPU transfers
## Strong Scaling: 1 Rank (IV)



VA, GEMV, TS, MLP, HST-S, HST-L, RED, SCAN-SSA, SCAN-RSS, TRNS use parallel transfers.

CPU-DPU and DPU-CPU transfer times decrease as we increase the number of DPUs

- BS, NW use parallel transfers but do not reduce transfer times:
- BS transfers a complete array to all DPUs.
- NW does not use all DPUs in all iterations

SpMV, SEL, UNI, BFS cannot use parallel transfers, as the transfer size per DPU is not fixed

#### PROGRAMMING RECOMMENDATION 5

Parallel CPU-DPU/DPU-CPU transfers inside a rank of DPUs are recommended for realworld workloads when all transferred buffers are of the same size.

# Strong Scaling: 32 Ranks (I)

- Strong scaling experiments on 32 rank
  - We set the number of tasklets to the best performing one
  - The number of DPUs is 256, 512, 1024, 2048
  - We show the breakdown of execution time:
    - DPU: Execution time on the DPU
    - Inter-DPU: Time for inter-DPU communication via the host CPU
    - We do not show CPU-DPU/DPU-CPU transfer times
  - Speedup over 256 DPUs



## Strong Scaling: 32 Ranks (II)



SAFARI

VA, GEMV, SEL, UNI, BS, TS, MLP, HST-S, HSTS-L, RED, SCAN-SSA (both kernel), SCAN-RSS (both kernels), and TRNS (both kernels) scale linearly with the number of DPUs

SpMV, BFS, NW do not scale linearly due to load imbalance

### **KEY OBSERVATION 14**

Load balancing across DPUs ensures linear reduction of the execution time spent on the DPUs for a given problem size, when all available DPUs are used (as observed in strong scaling experiments).

## Strong Scaling: 32 Ranks (III)



SAFARI

SEL, UNI, HST-S, HST-L, RED only need to merge final results

### **KEY OBSERVATION 15**

The overhead of merging partial results from DPUs in the host CPU is tolerable across all PrIM benchmarks that need it.

BFS, MLP, NW, SCAN-SSA, SCAN-RSS have more complex communication

### **KEY OBSERVATION 16**

Complex synchronization across DPUs (i.e., inter-DPU synchronization involving twoway communication with the host CPU) imposes significant overhead, which limits scalability to more DPUs.

## Weak Scaling: 1 Rank



#### **KEY OBSERVATION 17**

Equally-sized problems assigned to different DPUs and little/no inter-DPU synchronization lead to linear weak scaling of the execution time spent on the DPUs (i.e., constant execution time when we increase the number of DPUs and the dataset size accordingly).

### **KEY OBSERVATION 18**

Sustained bandwidth of parallel CPU-DPU/DPU-CPU transfers inside a rank of DPUs increases sublinearly with the number of DPUs.

## **CPU/GPU: Evaluation Methodology**

- Comparison of both UPMEM-based PIM systems to state-of-the-art CPU and GPU
  - Intel Xeon E3-1240 CPU
  - NVIDIA Titan V GPU
- We use state-of-the-art CPU and GPU counterparts of PrIM benchmarks
  - <u>https://github.com/CMU-SAFARI/prim-benchmarks</u>
- We use the largest dataset that we can fit in the GPU memory
- We show overall execution time, including DPU kernel time and inter DPU communication

# **CPU/GPU:** Performance Comparison (I)



The 2,556-DPU and the 640-DPU systems outperform the CPU for all benchmarks except SpMV, BFS, and NW

The 2,556-DPU and the 640-DPU are, respectively, 93.0x and 27.9x faster than the CPU for 13 of the PrIM benchmarks

# CPU/GPU: Performance Comparison (II)



The 2,556-DPU outperforms the GPU for 10 PrIM benchmarks with an average of 2.54x

The performance of the 640-DPU is within 65% the performance of the GPU for the same 10 PrIM benchmarks

# **CPU/GPU:** Performance Comparison (III)



### **KEY OBSERVATION** 19

The UPMEM-based PIM system can outperform a state-of-the-art GPU on workloads with three key characteristics:

- Streaming memory accesses 1.
- No or little inter-DPU synchronization 2.
- No or little use of integer multiplication, integer division, or floating 3. point operations

These three key characteristics make a workload potentially suitable to the UPMEM PIM architecture.

## **CPU/GPU: Energy Comparison (I)**



The 640-DPU system consumes on average 1.64x less energy than the CPU for all 16 PrIM benchmarks

For 12 benchmarks, the 640-DPU system provides energy savings of 5.23x over the CPU

# **CPU/GPU: Energy Comparison (II)**



#### **KEY OBSERVATION 20**

The UPMEM-based PIM system provides large energy savings over a state-of-the-art CPU due to higher performance (thus, lower static energy) and less data movement between memory and processors. The UPMEM-based PIM system provides energy savings over a state-of-

the-art CPU/GPU on workloads where it outperforms the CPU/GPU. This is because the source of both performance improvement and energy savings is the same: the significant reduction in data movement between the memory and the processor cores, which the UPMEM-based PIM system can provide for PIM-suitable workloads.

## Outline

- Introduction
  - Accelerator Model
  - UPMEM-based PIM System Overview
- UPMEM PIM Programming
  - Vector Addition
  - CPU-DPU Data Transfers
  - Inter-DPU Communication
  - CPU-DPU/DPU-CPU Transfer Bandwidth
- DRAM Processing Unit
  - Arithmetic Throughput
  - WRAM and MRAM Bandwidth
- PrIM Benchmarks
  - Roofline Model
  - Benchmark Diversity
- Evaluation
  - Strong and Weak Scaling
  - Comparison to CPU and GPU

Key Takeaways



Operational Intensity (OP/B)

The throughput saturation point is as low as ¼ OP/B, i.e., 1 integer addition per every 32-bit element fetched

#### **KEY TAKEAWAY 1**

**The UPMEM PIM architecture is fundamentally compute bound.** As a result, **the most suitable workloads are memory-bound.** 



### **KEY TAKEAWAY 2**

**The most well-suited workloads for the UPMEM PIM architecture use no arithmetic operations or use only simple operations** (e.g., bitwise operations and integer addition/subtraction).



### **KEY TAKEAWAY 3**

The most well-suited workloads for the UPMEM PIM architecture require little or no communication across DPUs (inter-DPU communication).

### **KEY TAKEAWAY 4**

• UPMEM-based PIM systems **outperform state-of-the-art CPUs in terms of performance** (by 23.2× on 2,556 DPUs for 16 PrIM benchmarks) **and energy efficiency on most of PrIM benchmarks**.

• UPMEM-based PIM systems **outperform state-of-the-art GPUs on a majority of PrIM benchmarks** (by 2.54× on 2,556 DPUs for 10 PrIM benchmarks), and the outlook is even more positive for future PIM systems.

• UPMEM-based PIM systems are **more energy-efficient than state**of-the-art CPUs and GPUs on workloads that they provide performance improvements over the CPUs and the GPUs.

## **Understanding a Modern PIM Architecture**

## Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System

JUAN GÓMEZ-LUNA<sup>1</sup>, IZZAT EL HAJJ<sup>2</sup>, IVAN FERNANDEZ<sup>1,3</sup>, CHRISTINA GIANNOULA<sup>1,4</sup>, GERALDO F. OLIVEIRA<sup>1</sup>, AND ONUR MUTLU<sup>1</sup>

<sup>1</sup>ETH Zürich

<sup>2</sup>American University of Beirut

<sup>3</sup>University of Malaga

<sup>4</sup>National Technical University of Athens

Corresponding author: Juan Gómez-Luna (e-mail: juang@ethz.ch).

<u>https://arxiv.org/pdf/2105.03814.pdf</u> https://github.com/CMU-SAFARI/prim-benchmarks



## **Benchmarking Memory-Centric Computing Systems:** Analysis of Real Processing-in-Memory Hardware

Juan Gómez-Luna ETH Zürich

Izzat El Hajj American University of Beirut

University of Malaga

National Technical University of Athens

Ivan Fernandez Christina Giannoula Geraldo F. Oliveira Onur Mutlu ETH Zürich ETH Zürich

https://arxiv.org/pdf/2110.01709.pdf

https://github.com/CMU-SAFARI/prim-benchmarks



### Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture

Juan Gómez-Luna<sup>1</sup> Izzat El Hajj<sup>2</sup> Ivan Fernandez<sup>1,3</sup> Christina Giannoula<sup>1,4</sup> Geraldo F. Oliveira<sup>1</sup> Onur Mutlu<sup>1</sup>

<sup>1</sup>ETH Zürich <sup>2</sup>American University of Beirut <sup>3</sup>University of Malaga <sup>4</sup>National Technical University of Athens

https://arxiv.org/pdf/2105.03814.pdf

https://github.com/CMU-SAFARI/prim-benchmarks



## **PrIM Repository**

- All microbenchmarks, benchmarks, and scripts
- <u>https://github.com/CMU-SAFARI/prim-benchmarks</u>

CMU-SAFARI/prim-benchmar	ks		<ul> <li>Unwatc</li> </ul>	ch - 2 ☆	Star 2 % Fork 1
<> Code   Issues  Pull request	s 🕞 Actions 🛄 Projec	ts 🛛 🕮 Wiki	() Security	🗠 Insights	鐐 Settings
<sup>৫</sup> main 👻 prim-benchmarks / REAI	ME.md				Go to file
🗊 Juan Gomez Luna PrIM first commi			Late	st commit 3de4b4	49 9 days ago  🖰 History
२ 1 contributor					
Ξ 168 lines (132 sloc) 5.79 KB				Ra	w Blame 🖵 🖉 🖞
PrIM (Processing-I PrIM is the first benchmark suite for analyze, and characterize the first per architecture. The UPMEM PIM archit DRAM Processing Units (DPUs), inte	n-Memory Ben a real-world processing-in-m ublicly-available real-world processing ecture combines traditional I grated in the same chip.	chmarks nemory (PIM) an rocessing-in-m DRAM memory	<b>S)</b> rchitecture. Prl emory (PIM) ar arrays with ger	M is developed rchitecture, the neral-purpose i	d to evaluate, e UPMEM PIM in-order cores, called
PrIM provides a common set of work architecture and system researchers have different characteristics, exhibi	loads to evaluate the UPMEN all alike to improve multiple ting heterogeneity in their me	۱ PIM architect aspects of futu emory access p	ure with and ca ire PIM hardwai patterns, opera	an be useful for re and software tions and data	r programming, e. The workloads types, and
communication patterns. This reposi comparison purposes.	tory also contains baseline C	PU and GPU in	nplementations	s of PrIM bench	nmarks for

MICRO 2023 Tutorial Real-world Processing-in-Memory Systems for Modern Workloads

# Processing-Near-Memory Real PNM Architectures Programming General-purpose PIM

## Dr. Juan Gómez Luna Professor Onur Mutlu





Sunday, October 29, 2023