Systems Software and Libraries for Sparse Computational Kernels in PIM Architectures

### Christina Giannoula

### Tutorial on Memory-Centric Computing Systems MICRO 2024





### Sparse Data is Everywhere



### Sparse Data is Everywhere

Sparse Tables:



**Recommendation Data** 

### Sparse Data Processing Applications



### How can we accelerate the sparse kernels?



## Sparse Computational Kernels

- E.g., Sparse Matrix Vector/Matrix Multiplication
- Characteristics:
  - Random memory accesses
    - Not sequential/strided
    - Input-driven
  - Low arithmetic intensity
- Highly memory-bound kernels in CPUs/GPUs



### Processing-In-Memory Systems

Processing-In-Memory (PIM) Systems:

- High levels of parallelism
- Low memory access latency
- Large aggregate memory bandwidth

PIM constitutes a promising paradigm for accelerating sparse kernels



# The Challenge

Real Processing-In-Memory (PIM) Systems:

- Different architectures
- Software stacks are still in early stage
- Specialized low-level programming interfaces

**Programming** a real PIM architecture for a high-level application is a hard task





### Bridge the programming gap between software engineers/researchers and real-world PIM architectures



### Outline





# Sparse Matrix Vector Multiplication

Sparse Matrix Vector Multiplication (SpMV):

- Widely-used kernel in graph processing, machine learning, scientific computing ...
- A highly memory-bound kernel

**Roofline Model** 



### Real Near-Bank PIM Systems

Real Near-Bank Processing-In-Memory (PIM) Systems:

- High levels of parallelism
- Low memory access latency
- Large aggregate memory bandwidth



# SparseP: SpMV Library for Real PIMs

Our Contributions:

- 1. Design efficient SpMV kernels for current and future PIM systems
  - 25 SpMV kernels
    - 4 compressed matrix formats (CSR, COO, BCSR, BCOO)
    - 6 data types
    - 4 data partitioning techniques
    - Various load balancing schemes among PIM cores/threads
    - 3 synchronization approaches
- 2. Provide a comprehensive analysis of SpMV on the first commercially-available real PIM system **UP** 
  - 26 sparse matrices
  - Comparisons to state-of-the-art CPU and GPU systems
  - Recommendations for software, system and hardware designers

mem

### SpMV Execution on a PIM System



### Data Partitioning Techniques

SparseP supports two types of data partitioning techniques:

### **1D Partitioning**





# **1D Partitioning Technique**

Load-Balancing Approaches:

- #Rows or #NNZs
- CSR (row-granularity), COO



#### row-order



#### nnz-order





# Parallelization across Threads

#### **Multithreaded PIM Cores:**

#### **1D Partitioning**



- Various load-balance schemes across threads
- Various synchronization approaches among threads

## SparseP Software Package

#### 25 SpMV kernels for PIM Systems $\rightarrow$

#### https://github.com/CMU-SAFARI/SparseP

Partitioning	Matrix Format	Load-Balancing	
Qv	CSR	rows, nnzs *	
9x	C00 🔺	rows, nnzs *, nnzs	
Kernels	BCSR	blocks ^, nnzs ^	
i i i i i i i i i i i i i i i i i i i	BCOO 🔺	blocks, nnzs	
	CSR		
4x 2D Equally-Sized Tiles	C00 🔺		
	BCSR		
	BCOO 🔺		
	CSR	nnzs *	
<b>6x</b> 2D Equally-Wide Tiles	C00 🔺	nnzs	
	BCSR	blocks ^, nnzs ^	
	BCOO 🔺	blocks, nnzs	
	CSR	nnzs *	
6x 2D Variable-Sized Tiles	C00 🔺	nnzs	
	BCSR	blocks ^, nnzs ^	
	BCOO 🔺	blocks, nnz	

Load-balance across PIM cores/threads:

- \* row-granularity (CSR)
- ^ block-row-granularity (BCSR)

#### Synchronization

among threads of a PIM core:

lb-cg, lb-fg, lf (COO, BCOO)

#### Data Types:

- 8-bit integer
- 16-bit integer
- 32-bit integer
- 64-bit integer
- 32-bit float
- 64-bit float

### **UPMEM-based PIM System**

- 20 UPMEM PIM DIMMs with 2560 PIM cores in total
- Each multithreaded PIM core supports 24 threads



# Sparse Matrix Data Set

### 26 sparse matrices\*:

- Diverse sparsity patterns
- Variability on irregular patterns
- Variability on block patterns



### Scale-Free Matrix



\* Suite Sparse Matrix Collection: <a href="https://sparse.tamu.edu/">https://sparse.tamu.edu/</a>

### Kernel Execution on PIM Cores



### **Comparison of Compressed Formats**





In scale-free matrices, COO + BCOO provide higher non-zero element balance across PIM cores than CSR + BCSR, respectively.

# **Comparison of Compressed Formats**

2048 PIM Cores, 32-bit integer

1D

2D Equally-Sized

#### Key Takeaway 1

The compressed matrix format used to store the input matrix determines the data partitioning across DRAM banks of PIM-enabled memory. As a result, it affects the load-balance across PIM cores (and threads of a PIM core) with corresponding performance implications.

2D Equally-W	/ide	2D Variable	e-Sized	
regular matrices	scale-free matrices	regular matrices	scale-free matrices	

#### Recommendation 1

5

Speedup

Design compressed data structures that can be effectively partitioned across DRAM banks, with the goal of providing high computation balance across PIM cores (and threads of a PIM core).

regular matrices

scale-free matrices regular matrices

scale-free matric**os7** 

### End-to-End Performance





<u>1D</u>: #bytes to load the input vector grows linearly to #PIM cores

# Scalability

COO format, 32-bit integer

### Key Takeaway 2

The 1D-partitioned kernels are severely **bottlenecked** by the high data transfer costs to **broadcast** the whole input vector **into DRAM banks** of all PIM cores, through the narrow off-chip memory bus.



### Recommendation 2

Optimize the broadcast collective operation in data transfers to PIM-enabled memory to efficiently copy the input data into DRAM banks in the PIM system.



<u>2D Equally-Sized: kernel</u> time is limited by only a few PIM cores assigned to the 2D tiles with the largest #NNZs



high amount of zero padding to gather the output vector  $\rightarrow$  parallel transfers supported at rank granularity = 64 PIM cores

# Scalability

COO format, 32-bit integer

#### Key Takeaway 3

The 2D equally-wide and variable-sized kernels need fine-grained parallel data transfers at DRAM bank granularity (zero padding) to be supported by the PIM system to achieve high performance.



Optimize the gather collective operation at DRAM bank granularity in data transfers from PIM-enabled memory to efficiently retrieve the output results to the host CPU.

### 1D vs 2D

#### Up to 2528 PIM Cores, 32-bit float



Best-performing SpMV execution: trades off computation with lower data transfer costs

### 1D vs 2D

#### Key Takeaway 4

Expensive data transfers to/from PIM-enabled memory performed via the narrow memory bus impose significant performance overhead to end-to-end SpMV execution. Thus, it is hard to fully exploit all available PIM cores of the system.

#### 10000 0.8 0.6 0.4 0.4

#### Recommendation 4

Design high-speed communication channels and optimized libraries in data transfers to/from PIM-enabled memory, provide hardware support to effectively overlap computation with data transfers in the PIM system, and/or integrate PIM-enabled memory as the main memory of the system.

### SpMV Execution on Various Systems

#### **GPU** System **CPU** System Execute the kernel Execute the kernel **GPU** Cores **B** Retrieve **1** Load the Main Memory the final vector input vector bus **1** Host DRAM DRAM **GPU** Global Main Memory CPU Bank Memory bus Host DRAM DRAM DRAM DRAM Brnk CPU SMX2 SMX2 Real PIM Retrieve the Load the Execute Merge the System the kernel partial results partial results input vector **PIM-Enabled Memory** Main Memory PIM PIM PIM Host CPU <u>Core</u> Core Core DRAM DRAM DRAM DRAM DRAM Bar Brik bus bus +36

Sy	ystem	Peak Performance	Bandwidth	TDP	
CPU	Intel Xeon Silver 4110	660 GFlops	23.1 GB/s	2x85 W	Processor-
GPU	NVIDIA Tesla V100	14.13 TFlops	897 GB/s	300 W	Centric
PIM	UPMEM 1st Gen.	4.66 GFlops	1.77 TB/s	379 W	Memory- Centric
					37

#### • Kernel-Only (COO, 32-bit float):

- CPU = 0.51% of Peak Perf.
- GPU = 0.21% of Peak Perf.
- PIM (1D) = 50.7% of Peak Perf.

Sy	/stem	Peak Performance	Bandwidth	TDP	
CPU	Intel Xeon Silver 4110	660 GFlops	23.1 GB/s	2x85 W	Processor-
GPU	NVIDIA Tesla V100	14.13 TFlops	<mark>897 G</mark> B/s	300 W	Centric
PIM	UPMEM 1st Gen.	4.66 GFlops	1.77 TB/s	379 W	Memory- Centric
					20

38

- Kernel-Only (COO, 32-bit float):
  - CPU = 0.51% of Peak Perf.
  - GPU = 0.21% of Peak Perf.
  - PIM (1D) = 50.7% of Peak Perf.
- End-to-End (COO, 32-bit float):
  - CPU = **4.08 GFlop/s**
  - GPU = 1.92 GFlop/s
  - PIM (1D) = 0.11 GFlop/s

Sy	/stem	Peak Performance	Bandwidth	TDP	
CPU	Intel Xeon Silver 4110	660 GFlops	23.1 GB/s	2x85 W	Processor-
GPU	NVIDIA Tesla V100	14.13 TFlops	897 GB/s	300 W	Centric
PIM	UPMEM 1st Gen.	4.66 GFlops	1.77 TB/s	379 W	Memory- Centric
					20

- Kernel-Only (COO, 32-bit float):
  - CPU = 0.51% of Peak Perf.
  - GPU = 0.21% of Peak Perf.
  - PIM (1D) = 50.7% of Peak Perf.
- End-to-End (COO, 32-bit float):
  - CPU = **4.08 GFlop**/s
  - GPU = 1.92 GFlop/s
  - PIM (1D) = 0.11 GFlop/s

# Many more results in the full paper: <a href="https://arxiv.org/pdf/2201.05072.pdf">https://arxiv.org/pdf/2201.05072.pdf</a>

### Outline





### Applications of Graph Neural Networks (GNNs)





### Combination Aggregation Input Graph Small Neural Network Input Feature Matrix **Output Feature Matrix**

A GNN Layer

### GNN Execution is Bandwidth-Bound



# GNN execution is significantly limited by memory bandwidth in processor-centric systems

A GNN Layer

44

### The PyGim Framework: Overview

 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰
 ۰

PyGim:

- An efficient GNN framework for real PIM systems
- Bridges the gap between ML engineers and real PIM hardware for GNNs
- Incorporates 4 key techniques:
  - 1. Cooperative Acceleration (CoA)
  - 2. Parallelism Fusion (PaF)
  - 3. Lightweight Tuner
  - 4. Python-like Programming Interface

### PyGim Cooperative Acceleration (CoA)

- Combination runs on Host cores
- Aggregation runs on PIM cores



### PyGim Parallelism Fusion (PaF)

3 parallelization levels with different strategy at each level

- 1. Across PIM Clusters: Feature- + Edge-level Parallelism
- 2. Within a PIM Cluster: Vertex-/Edge-level Parallelism
- 3. Within a PIM Core: Vertex-/Edge-level Parallelism



### PyGim Parallelism Fusion (PaF)

- Provides various parallelization and load balancing strategies across, within PIM clusters and within a PIM core
- Strives a balance between computation and data transfer costs for various real-world graphs







Real-world graphs have different characteristics

### PyGim Tuner

Tuner selects the best-performing parallelization strategy based on:

- Real-world graph characteristics
- PIM hardware characteristics



### **PyGim Interface**

#### A handy Python interface (currently integrated with PyTorch)

```
import torch, pygim as gyn
1
  class GCNConv(torch.nn.Module):
2
     def __init__(self, hidden_size):
3
       self.linear = torch.nn.Linear(hidden_size, hidden_size)
4
5
     def forward(self, graph_pim, in_dense):
6
       # Execute Aggregation in PIM
7
       dense parts = col split(in dense)
8
       out_dense = gyn.pim_run_aggr(graph_pim, dense_parts)
9
       # Execute Combination in Host
10
       out = self.linear(out_dense)
11
       return out
12
13
  gyn.pim_init_devices(num_pim_devices, groups_per_device) # Allocate PIM Devices
14
  data = load dataset() # Load graph in PIM devices
15
  graph_parts, config = gyn.tune(data.graph, hidden_size, device_info)
16
  graph_pim = gyn.load_graph_pim(graph_parts)
17
18 # Create GNN model
  model = torch.nn.Sequential([Linear(in_channels, hidden_size),
19
    GCNConv(hidden_size),
20
    GCNConv(hidden_size),
21
    GCNConv(hidden_size),
22
    Linear(hidden_size, out_channels) ])
23
  model.forward(graph_pim, data.features)
24
```

### **Performance Evaluation**

**INT32** 

□ PyTorch (CPU) □ SparseP1 □ SparseP2 ■ GraNDe ■ PyGim\_CSR ■ PyGim\_COO



### **Energy Efficiency Evaluation**



PyGim is 2.7x and 3.3x more energy efficient than PyTorch CPU and prior PIM-based schemes

ogon-proteins reduit amazonProducts

### Conclusion

- Sparse computational kernels form the backbone of many important applications (HPC, machine learning, graph analytics... )
- Sparse kernels are typically a highly memory-bound kernel in processorcentric systems (e.g., CPU and GPU systems)
- Real near-bank PIM systems can tackle the data movement bottleneck (high parallelism, large aggregate memory bandwidth)
- Real PIM systems typically provide specialized low-level programming interfaces and need high expertise of PIM hardware
- Our Contributions:
  - *SparseP*: first open-source SpMV library for real PIM systems
  - **PyGim** : first open-source GNN framework for real PIM systems
  - Recommendations for future PIM hardware and software

```
Our Work
SparseP Code: <u>https://github.com/CMU-SAFARI/SparseP</u>
SparseP Paper: <u>https://arxiv.org/pdf/2201.05072.pdf</u>
PyGim Code: <u>https://github.com/CMU-SAFARI/PyGim</u>
PyGim Paper: <u>https://arxiv.org/pdf/2402.16731.pdf</u>
```

Systems Software and Libraries for Sparse Computational Kernels in PIM Architectures

### Christina Giannoula

### Tutorial on Memory-Centric Computing Systems MICRO 2024



