Systems Software and Libraries for Sparse Computational Kernels in PIM Architectures

Christina Giannoula

Tutorial on Memory-Centric Computing Systems MICRO 2024

Sparse Data is Everywhere

Sparse Data is Everywhere

Sparse Tables:

Recommendation Data

Sparse Data Processing Applications

How can we accelerate the sparse kernels?

Sparse Computational Kernels

- E.g., Sparse Matrix Vector/Matrix Multiplication
- § Characteristics:
	- Random memory accesses
		- Not sequential/strided
		- § Input-driven
	- **Example 2** Low arithmetic intensity
- § Highly memory-bound kernels in CPUs/GPUs

Processing-In-Memory Systems

Processing-In-Memory (PIM) Systems:

- High levels of parallelism
- Low memory access latency
- Large aggregate memory bandwidth

for accelerating sparse kernels PIM constitutes a promising paradigm

The Challenge

Real Processing-In-Memory (PIM) Systems:

- Different architectures
- Software stacks are still in early stage
- Specialized low-level programming interfaces

Programmers Need to: • Carefully distribute data across thousands of memory arrays For a nightevel application is Programming a real PIM architecture for a high-level application is a hard task

Bridge the programming gap between software engineers/researchers and real-world PIM architectures

Outline

Sparse Matrix Vector Multiplication

Sparse Matrix Vector Multiplication (SpMV):

- § Widely-used kernel in graph processing, machine learning, scientific computing …
- **A highly memory-bound kernel**

Roofline Model

Real Near-Bank PIM Systems

Real Near-Bank Processing-In-Memory (PIM) Systems:

- High levels of parallelism
- Low memory access latency
- Large aggregate memory bandwidth

SparseP: SpMV Library for Real PIMs

Our Contributions:

- 1. Design efficient SpMV kernels for current and future PIM systems
	- § 25 SpMV kernels
		- § 4 compressed matrix formats (CSR, COO, BCSR, BCOO)
		- 6 data types
		- 4 data partitioning techniques
		- § Various load balancing schemes among PIM cores/threads
		- 3 synchronization approaches
- 2. Provide a comprehensive analysis of SpMV on the first commercially-available real PIM system **UD**
	- 26 sparse matrices
	- Comparisons to state-of-the-art CPU and GPU systems
	- Recommendations for software, system and hardware designers

mem

SpMV Execution on a PIM System

Data Partitioning Techniques

SparseP supports two types of data partitioning techniques:

1D Partitioning

1D Partitioning Technique

Load-Balancing Approaches:

- #Rows or #NNZs
- CSR (row-granularity), COO

row-order now-order now-order nnz-order

Parallelization across Threads

Multithreaded PIM Cores:

1D Partitioning 2D Partitioning

- Various load-balance schemes across threads
- Various synchronization approaches among threads

SparseP Software Package

25 SpMV kernels for PIM Systems \rightarrow

https://github.com/CMU-SAFARI/SparseP

Load-balance across PIM cores/thre

- row-granularity (C
- \uparrow block-row-granular

Synchronization among threads of a P \triangle lb-cg, lb-fg, lf (CC

Data Types:

- 8-bit integ
- 16-bit inte
- \cdot 32-bit inte
- \cdot 64-bit inte
- 32-bit floa
- 64-bit floa

UPMEM-based PIM System

- 20 UPMEM PIM DIMMs with 2560 PIM cores in total
- Each multithreaded PIM core supports 24 threads

Sparse Matrix Data Set

26 sparse matrices*:

- Diverse sparsity patterns
- Variability on irregular patterns
- Variability on block patterns

Regular Matrix [Scale-Fre](https://sparse.tamu.edu/)e Matrix

* Suite Sparse Matrix Collection: https://sparse.tamu.edu/

Kernel Execution on PIM Cores

Comparison of Compressed Formats

In scale-free matrices, COO + BCOO provide higher non-zero element balance across PIM cores than CSR + BCSR, respectively.

Comparison of Compressed Formats

2048 PIM Cores, 32-bit integer

1D

2D Equally-Sized

Key Takeaway 1 CSR COORD

compressed The compressed matrix format used to store the input matrix
determines the data partitioning across DRAM banks of PIM-enabled
memory. As a result, it affects the load-balance across PIM cores (and $\overline{}$ bac_aan kalendar di kacamatan di Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén Kabupatén Ka The compressed matrix format used to store the input matrix determines the data partitioning across DRAM banks of PIM-enabled threads of a PIM core) with corresponding performance implications.

Docom uc
... Recommendation 1

10 $2₁$ 3 $\frac{4}{3}$
Speedup
1

50

0

Speedup

BCCCOTTI computation balance across PIM cores (and threads of a PIM core). partitioned across DRAM banks, with the goal of providing high un
. Design compressed data structures that can be effectively
partitioned across DRAM banks, with the goal of providing
computation balance across PIM cores (and threads of a PI

 $\overline{\mathbf{U}}$

regular matrices scale-free

matrices

regular matrices scale-free

27 matrices

End-to-End Performance

1D: #bytes to load the input vector grows linearly to #PIM cores

Scalability

COO format, 32-bit integer

1D 2D 2D Key Takeaway 2

banks of all PIM cores, through the narrow off-chip memory bus. data transfer costs to broadcast the whole input vector into DRAM The 1D-partitioned kernels are severely bottlenecked by the high

Recommendation 2
st collective operation in

Recommendation 2
10 Etimize the broadcast collective operation in data transfers to med the productive concerns operation in data transiers to Optimize the broadcast collective operation in data transfers to PIM-enabled memory to efficiently copy the input data into DRAM banks in the PIM system.

2D Equally-Sized: kernel time is limited by only a few PIM cores assigned to the 2D tiles with the largest #NNZs

high amount of zero padding to gather the output vector \rightarrow parallel transfers supported at rank granularity = 64 PIM cores

Scalability

COO format, 32-bit integer

1988 - Key Takeaway 3

be supported by the PIM system to achieve high performance. parallel data transfers at DRAM bank granularity (zero padding) to The 2D equally-wide and variable-sized kernels need fine-grained

HEC CIC SULTER CORCELTIVE OPERATION AL DIVAM DUNK SEUNDIUM Optimize the gather collective operation at DRAM bank granularity in data transfers from PIM-enabled memory to efficiently retrieve the output results to the host CPU.

1D vs 2D

Up to 2528 PIM Cores, 32-bit float

Best-performing SpMV execution: trades off computation with lower data transfer costs

1D vs 2D

0

252 PIM Cores, 32-bit float fan de Key Ta Key Takeaway 4

EX $\frac{1}{2}$. overhead to end-to-end SpMV execution. Thus, it is hard to fully via the narrow memory bus impose significant performance 1.31 x Expensive data transfers to/from PIM-enabled memory performed exploit all available PIM cores of the system.

0.2 0.4 0.6 0.8 1 Speedup

Recommendation 4

Design high-speed communication channels and optimized libraries
in data transfers to/from PIM-enabled memory, provide hardware m data transiers to, non m enabled memory, provide naraware
support to effectively overlap computation with data transfers in in data transfers to/from PIM-enabled memory, provide hardware the PIM system, and/or integrate PIM-enabled memory as the main memory of the system.

 $2.45x$

SpMV Execution on Various Systems

36 Real PIM System bus **RAIK RAIK PAR bus** PIM-Enabled Memory DRAM Bank PIM Core DRAM RYAK PIM Core DRAM Park PIM
Core **Host CPU** + Load the input vector **Execute** the kernel Retrieve the partial results partial results Merge the 1 2 3 4 Main Memory DRAM DRAM **Bax** Bank bus Main Memory DRAM DRAM **Bank** Bank Host | CPU **Execute the kernel** CPU System
CPU System GPU System $SMX2$ $P12$ $R13$ $SMX2$ **1** Load the input vector Execute the kernel **3** Retrieve the final vector 2 GPU Global **Memory** DRAM Bank DRAM Prot Host CPU GPU Cores bus I Main Memory DRAM DRAM **Bank** Bank

- Kernel-Only (COO, 32-bit float):
	- CPU $= 0.51\%$ of Peak Perf.
	- GPU $= 0.21\%$ of Peak Perf.
	- PIM (1D) = **50.7%** of Peak Perf.

38

- Kernel-Only (COO, 32-bit float):
	- CPU $= 0.51\%$ of Peak Perf.
	- GPU $= 0.21\%$ of Peak Perf.
	- PIM (1D) = **50.7%** of Peak Perf.
- End-to-End (COO, 32-bit float):
	- CPU = **4.08 GFlop/s**
	- \bullet GPU = 1.92 GFlop/s
	- PIM $(1D) = 0.11$ GFlop/s

39

- Kernel-Only (COO, 32-bit float):
	- CPU $= 0.51\%$ of Peak Perf.
	- GPU $= 0.21\%$ of Peak Perf.
	- PIM (1D) = **50.7%** [of Peak Perf.](https://arxiv.org/pdf/2201.05072.pdf)
- End-to-End (COO, 32-bit float):
	- CPU = **4.08 GFlop/s**
	- \bullet GPU = 1.92 GFlop/s
	- PIM $(1D) = 0.11$ GFlop/s

Many more results in the full paper: https://arxiv.org/pdf/2201.05072.pom

Outline

Applications of Graph Neural Networks (GNNs)

Input Graph Aggregation Input Feature Matrix Small Neural Network Combination Output Feature Matrix

A GNN Layer

GNN Execution is Bandwidth-Bound

memory bandwidth in processor-centric systems Neural GNN execution is significantly limited by

A GNN Layer

44

The PyGim Framework: Overview

PyGim

PyGim:

- An efficient GNN framework for real PIM systems
- Bridges the gap between ML engineers and real PIM hardware for GNNs
- Incorporates 4 key techniques:
	- 1. Cooperative Acceleration (CoA)
	- 2. Parallelism Fusion (PaF)
	- 3. Lightweight Tuner
	- 4. Python-like Programming Interface

PyGim Cooperative Acceleration (CoA)

- Combination runs on Host cores
- Aggregation runs on PIM cores

PyGim Parallelism Fusion (PaF)

3 parallelization levels with different strategy at each level

- 1. Across PIM Clusters: Feature- + Edge-level Parallelism
- 2. Within a PIM Cluster: Vertex-/Edge-level Parallelism
- 3. Within a PIM Core: Vertex-/Edge-level Parallelism

PyGim Parallelism Fusion (PaF)

- Provides various parallelization and load balancing strategies across, within PIM clusters and within a PIM core
- Strives a balance between computation and data transfer costs for various real-world graphs

Real-world graphs have different characteristics

PyGim Tuner

Tuner selects the best-performing parallelization strategy based on:

- Real-world graph characteristics
- PIM hardware characteristics

PyGim Interface

A handy Python interface (currently integrated with PyTorch)

```
import torch, pygim as gyn
\mathbf{1}class GCNConv(torch.nn.Module):
\overline{2}def __init__(self, hidden_size):
3
        self.linear = torch.nn.Linear(hidden_size, hidden_size)
 \overline{4}5
     def forward(self, graph_pim, in_dense):
6
        # Execute Aggregation in PIM
\overline{7}dense parts = col split(in dense)
8
        out_{\text{def}} = gyn.pim_{\text{tr}} = aggr(graph_{\text{pr}}, dense_{\text{part}})9
        # Execute Combination in Host
10
        out = selfuinear(out_dense)
11
        return out
12
13
   gyn.pim_init_devices(num_pim_devices, groups_per_device) # Allocate PIM Devices
14
  data = load dataset() # Load graph in PIN devices15
16 graph_parts, config = gyn.tune(data.graph, hidden_size, device_info)
   graph\_pim = gyn.load\_graph\_pim(graph\_parts)17<sup>1</sup>18 # Create GNN model
   model = <i>torch.m.Sequential(Linear(in_channels, hidden_size)</i>,19
     GCNConv(hidden_size),
20
     GCNConv(hidden_size),
21
     GCNConv(hidden_size),
22
     Linear(hidden_size, out_channels) ])
23
   model.forward(graph_pim, data.features)
24
                                                                                        50<br>50 - Jan Jawa<br>50 - Jan Jawa
```
Performance Evaluation

INT32

□PyTorch (CPU) ■ SparseP1 ■ SparseP2 ■ GraNDe ■ PyGim_CSR ■ PyGim_COO

Energy Efficiency Evaluation

| |
| PyTorch CPU and prior PIM-based schemes PyGim is 2.7x and 3.3x more energy efficient than

Conclusion

- Sparse computational kernels form the backbone of many import applications (HPC, machine learning, graph analytics…)
- Sparse kernels are typically a highly memory-bound kernel in processorcentric systems (e.g., CPU and GPU systems)
- Real near-bank PIM sy[stems can tackle the data movement](https://github.com/CMU-SAFARI/SparseP) bott (high parallelism, large aggregate memory bandwidth)
- Real PIM systems typ[i](https://github.com/CMU-SAFARI/)[cally provide specialized low-level](https://arxiv.org/pdf/2402.16731) program interfaces and need high expertise of PIM hardware
- Our Contributions:
	- **SparseP**: first open-source SpMV library for real PIM systen
	- *PyGim*: first open-source GNN framework for real PIM system
	- Recommendations for future PIM hardware and software

Our Work

SparseP Code: https://github.com/CMU-SAFARI/SparseP SparseP Paper: https://arxiv.org/pdf/2201.05072.pdf

PyGim Code: https://github.com/CMU-SAFARI/PyGim PyGim Paper: https://arxiv.org/pdf/2402.16731.pdf

Systems Software and Libraries for Sparse Computational Kernels in PIM Architectures

Christina Giannoula

Tutorial on Memory-Centric Computing Systems MICRO 2024

