Tutorial on Memory-Centric Computing: Processing-Using-Memory

Geraldo F. Oliveira https://geraldofojunior.github.io

PPoPP 2025 1st March 2025



ETH zürich

Brief Review: Inside A DRAM Chip



Background: DRAM Hierarchical Organization



Background: DRAM Hierarchical Organization



Background: DRAM Operation – Row Access (ACTIVATE)



Background: DRAM Operation – Column Access (READ)



Background: In-DRAM Row Copy

In-DRAM row copy is performed by issuing back-to-back ACTIVATES to the DRAM



Seshadri, Vivek, et al. "RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization," in MICRO, 2013

Background: In-DRAM Row Copy

In-DRAM row copy is performed by issuing back-to-back ACTIVATES to the DRAM



Seshadri, Vivek, et al. "RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization," in MICRO, 2013

Background: In-DRAM Majority Operations

In-DRAM majority is performed by simultaneously activating three DRAM rows



Seshadri, Vivek, et al. " Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology," in MICRO, 2017

Background: PUD in Commodity Off-the-Shelf DRAM

Commodity off-the-shelf DRAM chips can

perform bulk bitwise operations without hardware modifications

Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis

İsmail Emir Yüksel Yahya Can Tuğrul Ataberk Olgun F. Nisa Bostancı A. Giray Yağlıkçı Geraldo F. Oliveira Haocong Luo Juan Gómez-Luna Mohammad Sadrosadati Onur Mutlu

ETH Zürich

Processing-using-DRAM (PuD) is an emerging paradigm that leverages the analog operational properties of DRAM circuitry to enable massively parallel in-DRAM computation. PuD has the potential to significantly reduce or eliminate costly data movement between processing elements and main memory. A common approach for PuD architectures is to make use of bulk bitwise computation (e.g., AND, OR, NOT). Prior works experimentally demonstrate three-input MAJ (i.e., MAJ3) and two-input AND and OR operations in commercial off-the-shelf (COTS) DRAM chips. Yet, demonstrations on COTS DRAM chips do not provide a functionally complete set of operations (e.g., NAND or AND and NOT).

systems and applications [12, 13]. Processing-using-DRAM (PuD) [29-32] is a promising paradigm that can alleviate the data movement bottleneck. PuD uses the analog operational properties of the DRAM circuitry to enable massively parallel in-DRAM computation. Many prior works [29-53] demonstrate that PuD can greatly reduce or eliminate data movement.

A widely used approach for PuD is to perform bulk bitwise operations, i.e., bitwise operations on large bit vectors. To perform bulk bitwise operations using DRAM, prior works propose modifications to the DRAM circuitry [29-31, 33, 35, 36, 43, 44, 46, 48-58]. Recent works [38, 41, 42, 45] experimentally demonstrate the feasibility of executing data copy & initializa-

https://arxiv.org/pdf/2402.18736.pdf

PUD in COTS DRAM: Summary of Results

We demonstrate that COTS DRAM chips:

Can simultaneously activate up to 48 rows in two neighboring subarrays

> Can perform **NOT operation** with up to **32 output operands**

Can perform up to **16-input** AND, NAND, OR, and NOR operations



2

More on: Functionally-Complete DRAM

 Ismail Emir Yuksel, Yahya Can Tugrul, Ataberk Olgun, F. Nisa Bostanci, A. Giray Yaglikci, <u>Geraldo F. Oliveira</u>, Haocong Luo, Juan Gomez-Luna, Mohammad Sadrosadati, and Onur Mutlu,
 <u>"Functionally-Complete Boolean Logic in Real DRAM Chips:</u> <u>Experimental Characterization and Analysis"</u> Proceedings of the <u>30th International Symposium on High-Performance</u> <u>Computer Architecture</u> (HPCA), April 2024.

Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis

İsmail Emir Yüksel Yahya Can Tuğrul Ataberk Olgun F. Nisa Bostancı A. Giray Yağlıkçı Geraldo F. Oliveira Haocong Luo Juan Gómez-Luna Mohammad Sadrosadati Onur Mutlu

ETH Zürich

Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations





Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations





Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations





Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations





Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations





Background:

Bulk Bitwise Arithmetic Operations

Bulk bitwise arithmetic can be performed by orchestrating in-DRAM row copy and majority operations







Evaluation: Methodology Overview (I)

• Simulator: gem5

• Baselines:

- A multi-core CPU (Intel Skylake)
- A high-end GPU (NVidia Titan V)
- Ambit: a state-of-the-art in-memory computing mechanism
- Evaluated SIMDRAM configurations (all using a DDR4 device):
 - **1-bank:** SIMDRAM exploits 65'536 SIMD lanes (an 8 kB row buffer)
 - 4-banks: SIMDRAM exploits 262'144 SIMD lanes
 - 16-banks: SIMDRAM exploits 1'048'576 SIMD lanes

Evaluation:

Methodology Overview (II)

- ReLU

16 complex in-DRAM operations:

- Absolute Predication
- Addition/Subtraction
- BitCount AND-/OR-/XOR-Red
- Equality/ Greater/Greater Equal Division/Multiplication

7 real-world applications

- BitWeaving (databases) LeNET (Neural Networks)
- TPC-H (databases) VGG-13/VGG-16 (NNs)
- kNN (machine learning) brightness (graphics)

Evaluation: Throughput Analysis



SIMDRAM significantly outperforms

all state-of-the-art baselines for a wide range of operations

Evaluation: Energy Analysis



SIMDRAM is more energy-efficient than

all state-of-the-art baselines for a wide range of operations

Evaluation: Real-World Applications



SIMDRAM effectively and efficiently accelerates many commonly-used real-world applications

Frameworks for PUM: SIMDRAM

• <u>Geraldo F. Oliveira</u>, Nastaran Hajinazar, Sven Gregorio, Joao Dinis Ferreira, Nika Mansouri Ghiasi, Minesh Patel, Mohammed Alser, Saugata Ghose, Juan Gomez-Luna, and Onur Mutlu,

"SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM" Proceedings of the <u>26th International Conference on Architectural Support for</u> <u>Programming Languages and Operating Systems</u> (ASPLOS), Virtual, March-April 2021.

SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM

*Nastaran Hajinazar^{1,2} Nika Mansouri Ghiasi¹ ¹ETH Zürich *Geraldo F. Oliveira¹ Minesh Patel¹ Juan Gómez-Luna¹ ³University of Illinois at Urbana–Champaign

Limitations of PUD Systems: Overview

PUD systems suffer from three sources of inefficiency due to the large and rigid DRAM access granularity

SIMD Underutilization

- due to data parallelism variation within and across applications
- leads to throughput and energy waste

Limited Computation Support

- due to a lack of low-cost interconnects across columns
- limits PUD operations to only parallel map constructs

Challenging Programming Model

- due to a lack of compiler support for PUD systems
- creates a burden on programmers, limiting PUD adoption

Limitations of PUD Systems: Overview

PUD systems suffer from three sources of inefficiency due to the large and rigid DRAM access granularity

SIMD Underutilization

- due to data parallelism variation within and across applications
- leads to throughput and energy waste

Limited Computation Support

- due to a lack of low-cost interconnects across columns
- limits PUD operations to only parallel map constructs
- **Q** Challenging Programming Model
 - due to a lack of compiler support for PUD systems
 - creates a burden on programmers, limiting PUD adoption

Limitations of PUD Systems: Underutilization of SIMD Lanes (I)

Application Analysis:

quantify the fraction of SIMD parallelism in real applications



Ideal maximum vectorization factor = # DRAM columns (e.g., 65,536)

Limitations of PUD Systems: Underutilization of SIMD Lanes (II)

Application Analysis:

quantify the fraction of SIMD parallelism in real applications



Limitations of PUD Systems: Underutilization of SIMD Lanes (II)

Application Analysis:

quantify the fraction of SIMD parallelism in real applications



Limitations of PUD Systems: Underutilization of SIMD Lanes (III)

Application Analysis:

quantify the fraction of SIMD parallelism in real applications



Limitations of PUD Systems: Overview

PUD systems suffer from three sources of inefficiency due to the large and rigid DRAM access granularity

1 SIMD Underutilization

- due to data parallelism variation within and across applications
- leads to throughput and energy waste

Limited Computation Support

- due to a lack of low-cost interconnects across columns
- limits PUD operations to only parallel map constructs

Challenging Programming Model

- due to a lack of compiler support for PUD systems
- creates a burden on programmers, limiting PUD adoption

Limited Computation Support

PUD systems do not support vector reduction at low area cost since data movement is bounded to within a DRAM column



global sense amplifier

no direct communication path across columns

Directly connecting all DRAM columns using a custom all-to-all interconnect leads to large (i.e., 21%) area cost

Limitations of PUD Systems: Overview

PUD systems suffer from three sources of inefficiency due to the large and rigid DRAM access granularity

1 SIMD Underutilization

- due to data parallelism variation within and across applications
- leads to throughput and energy waste

Limited Computation Support

- due to a lack of low-cost interconnects across columns
- limits PUD operations to only parallel map constructs

Challenging Programming Model

- due to a lack of compiler support for PUD systems
- creates a burden on programmers, limiting PUD adoption

Limitations of PUD Systems: Challenging Programming Model

Programmer's Tasks:

}

Goal:

Just write my kernel

```
High-level code for
C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] - B[i]
for (int i = 0; i < size ; ++ i){
    bool cond = A[i] > pred[i];
    if (cond) C[i] = A[i] + B[i];
```

else C[i] = A[i] - B[i];

Limitations of PUD Systems: Challenging Programming Model

Programmer's Tasks:	Goal:	
Map & align	Just write	
data structures	my kernel	

High-level code for C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] - B[i]

Limitations of PUD Systems: Challenging Programming Model

Programmer's Tasks:		Goal:	
Map & align	Identify		Just write
data structures	array boundaries		my kernel

High-level code for C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] - B[i]

```
for (int i = 0; i < size ; ++ i){
    bool cond = A[i] > pred[i];
    if (cond) C[i] = A[i] + B[i];
    else C[i] = A[i] - B[i];
}
```
Limitations of PUD Systems: Challenging Programming Model

Programme	Goal:			
Map & align	Identify	Manually	Map C to	Just write
data structures	array boundaries	unroll loop	PUD instructions	my kernel

High-level code for C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] - B[i]

```
for (int i = 0; i < size ; ++ i){
    bool cond = A[i] > pred[i];
    if (cond) C[i] = A[i] + B[i];
    else C[i] = A[i] - B[i];
}
```

Limitations of PUD Systems: Challenging Programming Model

Programmer's Tasks:						
Map & align	Identify	Manually	Map C to	Orchestrate	Just write	
data structures	array boundaries	unroll loop	PUD instructions	data movement	my kernel	

High-level code for C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] - B[i]

```
for (int i = 0; i < size ; ++ i){
    bool cond = A[i] > pred[i];
    if (cond) C[i] = A[i] + B[i];
    else C[i] = A[i] - B[i];
}
```

Limitations of PUD Systems: Challenging Programming Model

Programmer's Tasks:								
Map & align data structures	Identify array boundaries	Manually unroll loop	Map C to PUD instructions	Orchestrate data movement	Just write my kernel			
PUD's assembly-like code for C[i] = (A[i] > pred[i])? A[i] + B[i] : A[i] – B[i]								
	<pre>bbop_trsp_in: bbop_trsp_in:</pre>	it(A , si it(B , si	ze , elm_si ze , elm_si	ze); ze);				

bbop_trsp_init(C , size , elm_size);

```
bbop_add(D , A , B , size , elm_size);
bbop_sub(E , A , B , size , elm_size);
bbop_greater(F , A , pred , size , elm_size);
bbop_if_else(C , D , E , F , size , elm_size);
```

Problem & Goal



DRAM's hierarchical organization can enable <u>fine-grained access</u>



Fine-Grained DRAM:

segments the global wordline to access individual DRAM mats

Fine-Grained DRAM:

segments the global wordline to access individual DRAM mats



global sense amplifier

Fine-grained DRAM for energy-efficient DRAM access:

[Cooper-Balis+, 2010]: Fine-Grained Activation for Power Reduction in DRAM
 [Udipi+, 2010]: Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores
 [Zhang+, 2014]: Half-DRAM
 [Ha+, 2016]: Improving Energy Efficiency of DRAM by Exploiting Half Page Row Access
 [O'Connor+, 2017]: Fine-Grained DRAM
 [Olgun+, 2024]: Sectored DRAM



Fine-grained DRAM for processing-using-DRAM:

1 Improves SIMD utilization

for a single PUD operation, only access the DRAM mats with target data



Fine-grained DRAM for processing-using-DRAM:

1 Improves SIMD utilization

- for a single PUD operation, only access the DRAM mats with target data
- for multiple PUD operations, execute independent operations concurrently
 → multiple instruction, multiple data (MIMD) execution model

segmented global wordline



global sense amplifier

Fine-grained DRAM for processing-using-DRAM:

1

mproves SIMD utilization

for a single PUD operation, only access the DRAM mats with target data

for multiple PUD operations, execute independent operations concurrently → multiple instruction, multiple data (MIMD) execution model

7 Enables low-cost interconnects for vector reduction

- global and local data buses can be used for inter-/intra-mat communication



Fine-grained DRAM for processing-using-DRAM:

1

mproves SIMD utilization

- for a single PUD operation, only access the DRAM mats with target data
- for multiple PUD operations, execute independent operations concurrentl
 → multiple instruction, multiple data (MIMD) execution model
- **7** Enables low-cost interconnects for vector reduction
 - global and local data buses can be used for inter-/intra-mat communication

3 Eases programmability

- SIMD parallelism in a DRAM mat is on par with vector ISAs' SIMD width **SAFARI**

MIMDRAM: Overview

MIMDRAM is a hardware/software co-designed PUD system that enables fine-grained PUD computation at low cost and programming effort

Main components of MIMDRAM:

1 Hardware

- DRAM array modification to enable fine-grained PUD computation
- inter- and intra-mat interconnects to enable PUD vector reduction
- control unit design to orchestrate PUD execution

Software

- compiler support to transparently generate PUD instructions
- system support to map and execute PUD instructions

MIMDRAM: Modifications to DRAM Chip





MIMDRAM: Control Unit Design

The control unit schedules and orchestrates the execution of multiple PUD operations transparently



MIMDRAM: Compiler Support

Transparently: <u>extract</u> SIMD parallelism from an application, and <u>schedule</u> PUD instructions while maximizing <u>utilization</u>

Three new LLVM-based passes targeting PUD execution



MIMDRAM: Compiler Support (I)

Transparently: <u>extract</u> SIMD parallelism from an application, and <u>schedule</u> PUD instructions while maximizing <u>utilization</u>

Three new LLVM-based passes targeting PUD execution



MIMDRAM: Compiler Support (II)



Identify SIMD parallelism, generate PUD instructions, and set the appropriate vectorization factor

MIMDRAM: Compiler Support (II)



Identify SIMD parallelism, generate PUD instructions, and set the appropriate vectorization factor

Improve SIMD utilization by allowing the distribution of independent PUD instructions across DRAM mats

MIMDRAM: Compiler Support (III)



Identify SIMD parallelism, generate PUD instructions, and set the appropriate vectorization factor

त्नmprove SIMD utilization by allowing the distribution of independent PUD े instructions across DRAM mats

Generate the appropriate binary for data allocation and PUD instructions

MIMDRAM: Overview

MIMDRAM is a hardware/software co-designed PUD system that enables fine-grained PUD computation at low cost and programming effort

Main components of MIMDRAM:

1

Hardware-side

- DRAM array modification to enable fine-grained PUD computation
- inter- and intra-mat interconnects to enable PUD vector reduction
- control unit design to orchestrate PUD execution

2 Software

- new compiler support to transparently generate PUD instructions
- system support to map and execute PUD instructions

MIMDRAM: System Support

- Instruction set architecture
- Execution & data transposition
- Data coherence
- Address translation
- Data allocation & alignment
- Mat label translation

MIMDRAM: System Support

- Instruction set architecture
- Execution & data transposition
- Data coherence
- Address translation
- Data allocation & alignment
- Mat label translation

MIMDRAM: Data Allocation & Alignment

PUD systems require OS support to guarantee that data is properly mapped and aligned within bank/subarray/mat a → not a natively supported operation





MIMDRAM: Data Allocation & Alignment

MIMDRAM's memory allocator uses a pool of huge pages and reversed-engineered DRAM interleaving information for PUD memory objects



MIMDRAM: More in the Paper & GitHub

Instruction set architecture

MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing

Geraldo F. Oliveira[†] Ataberk Olgun[†] Abdullah Giray Yağlıkçı[†] F. Nisa Bostancı[†] Juan Gómez-Luna[†] Saugata Ghose[‡] Onur Mutlu[†] [†] ETH Zürich [‡] Univ. of Illinois Urbana-Champaign

https://arxiv.org/pdf/2402.19080.pdf

https://github.com/CMU-SAFARI/MIMDRAM translation

Evaluation:

Single Application Analysis – Energy Efficiency



MIMDRAM significantly improves energy efficiency compared to CPU (30.6x), GPU (6.8x), and SIMDRAM (14.3x)

More on MIMDRAM

 Geraldo F. Oliveira, Ataberk Olgun, Abdullah Giray Yağlıkçı, F. Nisa Bostancı, Juan Gómez-Luna, Saugata Ghose, and Onur Mutlu
 <u>"MIMDRAM: An End-to-End Processing-Using-DRAM</u> <u>System for High-Throughput, Energy-Efficient and</u> <u>Programmer-Transparent Multiple-Instruction Multiple-Data Computing</u>" *Proceedings of the <u>30th International Symposium on High-</u> <u>Performance Computer Architecture</u> (HPCA), Edinburgh, Scotland,*

March 2024.

MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Processing

Geraldo F. Oliveira[†] Ataberk Olgun[†] Abdullah Giray Yağlıkçı[†] F. Nisa Bostancı[†] Juan Gómez-Luna[†] Saugata Ghose[‡] Onur Mutlu[†]

[†] ETH Zürich [‡] Univ. of Illinois Urbana-Champaign

SAFARI

https://arxiv.org/pdf/2402.19080.pdf

In-DRAM Lookup-Table Based Execution

João Dinis Ferreira, Gabriel Falcao, Juan Gómez-Luna, Mohammed Alser, Lois Orosa, Mohammad Sadrosadati, Jeremie S. Kim, Geraldo F. Oliveira, Taha Shahroodi, Anant Nori, and Onur Mutlu, "pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables" *Proceedings of the <u>55th International Symposium on Microarchitecture</u> (<i>MICRO*), Chicago, IL, USA, October 2022. [Slides (pptx) (pdf)] [Longer Lecture Slides (pptx) (pdf)] [Lecture Video (26 minutes)] [arXiv version] [Source Code (Officially Artifact Evaluated with All Badges)] *Officially artifact evaluated as available, reusable and reproducible.*



pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables

João Dinis Ferreira[§] Gabriel Falcao[†] Juan Gómez-Luna§ Mohammed Alser§ Mohammad Sadrosadati[§] Lois Orosa[§]∇ Jeremie S. Kim[§] Geraldo F. Oliveira§ Taha Shahroodi[‡] Anant Nori* Onur Mutlu[§] §ETH Zürich [†]IT, University of Coimbra [∇]*Galicia Supercomputing Center* [‡]TU Delft *Intel

SAFARI

https://arxiv.org/pdf/2104.07699.pdf

The Goal of pLUTo

Extend Processing-using-DRAM to support the execution of **arbitrarily complex operations**



pLUTo: Key Idea

pLUTo: Key Idea



pLUTo: Key Idea (x) (Insut)

Replace computation with memory accesses \rightarrow *pLUTo LUT Query* operation





In-DRAM pLUTo LUT Query: Setup





In-DRAM pLUTo LUT Query: Setup



In-DRAM pLUTo LUT Query: Setup



match logic

DRAM array

....

In-DRAM pLUTo LUT Query: Step 1



In-DRAM pLUTo LUT Query: Step 1




































System Integration



Performance (normalized to area)

Average speedup normalized to area across 7 real-world workloads



pLUTo provides *substantially higher* performance per unit area than *both* the CPU and the GPU

Energy Consumption

Average energy consumption across 7 real-world workloads



pLUTo *significantly reduces energy consumption* compared to processor-centric architectures for various workloads

More Results in the Paper

- Comparison with FPGA
- Area Overhead Analysis

- Subarray-Level Parallelism
- LUT Loading Overhead
- Circuit-Level Reliability & Correctness
 Range of Supported Operations



pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables

Mohammed Alser§ João Dinis Ferreira§ Gabriel Falcao[†] Juan Gómez-Luna§ Lois Orosa[§]∇ Jeremie S. Kim§ Mohammad Sadrosadati§ Geraldo F. Oliveira§ Taha Shahroodi[‡] Anant Nori* Onur Mutlu[§] §ETH Zürich [∇]*Galicia Supercomputing Center* [‡]TU Delft [†]IT, University of Coimbra *Intel

SAFARI

https://arxiv.org/pdf/2104.07699.pdf

SRC TECHCON Presentation

Geraldo F. Oliveira

- pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables
- https://arxiv.org/pdf/2104.07699.pdf



pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables, SRC TECHCON 2023

	Onur Mutlu Lectures 35.5K subscribers	\bigwedge Subscribed \lor	凸 17	9	A Share	💥 Clip	Ξ + Save	
321 views 9 days ago								
pLUTo: Enabling Massively Parallel Computation in DRAM via Lookup Tables								
Speaker: Geraldo F. Oliveiramore								

SAFARI

https://youtu.be/9t1FJQ6nNw4?si=bhylWCLZde2DC7os

Bulk Bitwise Operations in Real DRAM Chips

 Ismail Emir Yüksel, Yahya Can Tugrul Ataberk Olgun, F. Nisa Bostancı, A. Giray Yaglıkçı, Geraldo F. Oliveira, Haocong Luo, Juan Gómez-Luna, Mohammad Sadrosadati, Onur Mutlu, "Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis," *Proceedings of the <u>30th International Symposium on High-</u> <i>Performance Computer Architecture (HPCA)*, Edinburgh, Scotland, March 2024.

Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis

İsmail Emir Yüksel Yahya Can Tuğrul Ataberk Olgun F. Nisa Bostancı A. Giray Yağlıkçı Geraldo F. Oliveira Haocong Luo Juan Gómez-Luna Mohammad Sadrosadati Onur Mutlu

ETH Zürich

In-DRAM True Random Number Generation

 Jeremie S. Kim, Minesh Patel, Hasan Hassan, Lois Orosa, and Onur Mutlu, "D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput" Proceedings of the <u>25th International Symposium on High-Performance Computer</u> Architecture (HPCA), Washington, DC, USA, February 2019. [Slides (pptx) (pdf)] [Full Talk Video (21 minutes)] [Full Talk Lecture Video (27 minutes)] Top Picks Honorable Mention by IEEE Micro.

D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput

Jeremie S. Kim^{‡§}

Minesh Patel[§] Hasan Hassan[§] Lois Orosa[§] Onur Mutlu^{§‡} [‡]Carnegie Mellon University [§]ETH Zürich

In-DRAM True Random Number Generation

 Ataberk Olgun, Minesh Patel, A. Giray Yaglikci, Haocong Luo, Jeremie S. Kim, F. Nisa Bostanci, Nandita Vijaykumar, Oguz Ergin, and Onur Mutlu, "QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips" Proceedings of the <u>48th International Symposium on Computer Architecture</u> (ISCA), Virtual, June 2021.
 [Slides (pptx) (pdf)]
 [Short Talk Slides (pptx) (pdf)]
 [Talk Video (25 minutes)]
 [SAFARI Live Seminar Video (1 hr 26 mins)]

QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips

Ataberk OlgunMinesh PatelA. Giray YağlıkçıHaocong LuoJeremie S. KimF. Nisa BostancıNandita VijaykumarOğuz ErginOnur Mutlu§ETH Zürich†TOBB University of Economics and TechnologyOUniversity of Toronto

In-DRAM True Random Number Generation

F. Nisa Bostanci, Ataberk Olgun, Lois Orosa, A. Giray Yaglikci, Jeremie S. Kim, Hasan Hassan, Oguz Ergin, and Onur Mutlu, "DR-STRaNGe: End-to-End System Design for DRAM-based True Random **Number Generators**" Proceedings of the <u>28th International Symposium on High-Performance Computer</u> <u>Architecture</u> (**HPCA**), Virtual, April 2022. [Slides (pptx) (pdf)] Short Talk Slides (pptx) (pdf)

DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators

F. Nisa Bostanci^{†§} Ataberk Olgun^{†§} Lois Orosa[§] Hasan Hassan[§] Oğuz Ergin[†] Jeremie S. Kim[§]

A. Giray Yağlıkçı[§] Onur Mutlu[§] [§]ETH Zürich

[†]TOBB University of Economics and Technology

SAFARI

https://arxiv.org/pdf/2201.01385.pdf

In-DRAM Physical Unclonable Functions

- Jeremie S. Kim, Minesh Patel, Hasan Hassan, and Onur Mutlu, "The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern DRAM Devices" Proceedings of the <u>24th International Symposium on High-Performance Computer</u> Architecture (HPCA), Vienna, Austria, February 2018. [Lightning Talk Video]
 - [Slides (pptx) (pdf)] [Lightning Session Slides (pptx) (pdf)]
 - [Full Talk Lecture Video (28 minutes)]

The DRAM Latency PUF:

Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices

Jeremie S. Kim^{†§} Minesh Patel[§] Hasan Hassan[§] Onur Mutlu^{§†} [†]Carnegie Mellon University [§]ETH Zürich

In-Flash Bulk Bitwise Execution

Jisung Park, Roknoddin Azizi, Geraldo F. Oliveira, Mohammad Sadrosadati, Rakesh Nadig, David Novo, Juan Gómez-Luna, Myungsuk Kim, and <u>Onur Mutlu</u>,
 "Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory"
 Proceedings of the 55th International Symposium on Microarchitecture (MICRO), Chicago, IL, USA, October 2022.
 [Slides (pptx) (pdf)]
 [Longer Lecture Slides (pptx) (pdf)]
 [Lecture Video (44 minutes)]
 [arXiv version]

Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory

Jisung Park^{§∇} Roknoddin Azizi[§] Geraldo F. Oliveira[§] Mohammad Sadrosadati[§] Rakesh Nadig[§] David Novo[†] Juan Gómez-Luna[§] Myungsuk Kim[‡] Onur Mutlu[§]

[§]ETH Zürich [¬]POSTECH [†]LIRMM, Univ. Montpellier, CNRS [‡]Kyungpook National University

https://arxiv.org/pdf/2209.05566.pdf

NAND Flash Basics: A Flash Cell

• A flash cell stores data by adjusting the amount of charge in the cell



Operates as a resistor

Operates as an open switch

NAND Flash Basics: A NAND String

• A set of flash cells are serially connected, forming a NAND string



NAND Flash Basics: Read Mechanism

NAND flash memory reads data by checking the bitline current

Bitline (BL) Non-Target Cells: Operate as resistors regardless of stored data NAND String

NAND Flash Basics: Read Mechanism

NAND flash memory reads data by checking the bitline current



NAND Flash Basics: Read Mechanism

NAND flash memory reads data by checking the bitline current



NAND Flash Basics: A NAND Flash Block

NAND strings connected to different bitlines comprise a block





Multi-Wordline Sensing (MWS)

to enable in-flash bulk bitwise operations via a single sensing operation



Enhanced SLC-Mode Programming (ESP)

to eliminate raw bit errors in stored data (and thus in computation results)

Multi-Wordline Sensing (MWS): Bitwise AND

Intra-Block MWS:

Simultaneously activates multiple WLs in the same block

 \rightarrow Bitwise AND of the stored data in the WLs


Multi-Wordline Sensing (MWS): Bitwise AND



Multi-Wordline Sensing (MWS): Bitwise OR



Multi-Wordline Sensing (MWS): Bitwise OR



Flash-Cosmos also enables other types of bitwise operations (NOT/NAND/NOR/XOR/XNOR) leveraging existing features of NAND flash memory

Flash-Cosmos: In-Flash Bulk Bitwise Operations Using **Inherent Computation Capability of NAND Flash Memory**

Jisung Park[§]^{\[\nabla \]} Roknoddin Azizi[§] Geraldo F. Oliveira[§] Mohammad Sadrosadati[§] Rakesh Nadig[§] David Novo[†] Juan Gómez-Luna[§] Myungsuk Kim[‡] Onur Mutlu[§]

[§]ETH Zürich $\nabla POSTECH$ [†]LIRMM, Univ. Montpellier, CNRS [‡]Kyungpook National University



https://arxiv.org/abs/2209.05566.pdf

112

SAFARI

Summary: Flash-Cosmos



SAFARI

More on Flash-Cosmos

SAFARI

Jisung Park, Roknoddin Azizi, Geraldo F. Oliveira, Mohammad Sadrosadati, Rakesh Nadig, David Novo, Juan Gómez-Luna, Myungsuk Kim, and <u>Onur Mutlu</u>,
 "Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory"
 Proceedings of the 55th International Symposium on Microarchitecture (MICRO), Chicago, IL, USA, October 2022.
 [Slides (pptx) (pdf)]
 [Longer Lecture Slides (pptx) (pdf)]
 [Lecture Video (44 minutes)]
 [arXiv version]

Flash-Cosmos: In-Flash Bulk Bitwise Operations Using Inherent Computation Capability of NAND Flash Memory

Jisung Park^{§∇} Roknoddin Azizi[§] Geraldo F. Oliveira[§] Mohammad Sadrosadati[§] Rakesh Nadig[§] David Novo[†] Juan Gómez-Luna[§] Myungsuk Kim[‡] Onur Mutlu[§]

[§]ETH Zürich [¬]POSTECH [†]LIRMM, Univ. Montpellier, CNRS [‡]Kyungpook National University

https://arxiv.org/pdf/2209.05566.pdf

Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-volatile Memories

Shuangchen Li¹; Cong Xu², Qiaosha Zou^{1,5}, Jishen Zhao³, Yu Lu⁴, and Yuan Xie¹

University of California, Santa Barbara¹, Hewlett Packard Labs² University of California, Santa Cruz³, Qualcomm Inc.⁴, Huawei Technologies Inc.⁵ {shuangchenli, yuanxie}ece.ucsb.edu¹

SAFARI <u>https://cseweb.ucsd.edu/~jzhao/files/Pinatubo-dac2016.pdf</u> ¹¹⁵

Pinatubo: RowClone and Bitwise Ops in PCM



proach, moving tons of data to CPU and write back.(b) The proposed Pinatubo architecture, performs *n*-row bitwise operations inside NVM in one step.

Aside: In-Memory Crossbar Computation



(a) Multiply-Accumulate operation

(b) Vector-Matrix Multiplier

Fig. 1. (a) Using a bitline to perform an analog sum of products operation. (b) A memristor crossbar used as a vector-matrix multiplier.

SAFARI

Shafiee+, "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ISCA 2016.

Aside: In-Memory Crossbar Computation



SAFARI

Tutorial on Memory-Centric Computing: Processing-Using-Memory

Geraldo F. Oliveira https://geraldofojunior.github.io

PPoPP 2025 1st March 2025



ETH zürich



- Processing-Near-Memory Systems: Developments from Academia & Industry
- Programming Processing-Near-Memory Systems
- Coffee Break
- Processing-Using-Memory Systems for Bulk Bitwise Operations

Ataberk Olgun:

Infrastructure for Processing-Using-Memory Research

Invited Talk by Prof. John Kim: Is it Memory-Centric or Communication-Centric?