HPCA 2023 Tutorial
Real-world Processing-in-Memory Architectures

# Hands-on Lab

# Programming and Understanding a Real Processing-in-Memory Architecture

Dr. Juan Gómez Luna Professor Onur Mutlu





### PIM Tutorial: Hands-on Lab

HPCA 2023 Tutorial: Real-world Processing-in-Memory Architectures. February 26, 2023

### Programming and Understanding a Real Processing-in-Memory Architecture

Instructors: Dr. Juan Gómez Luna, Prof. Onur Mutlu

#### 1. Introduction

In this lab, you will work hands-on with a real processing-in-memory (PIM) architecture. You will program the UPMEM PIM architecture [1, 2, 3, 4] for several workloads and will experiment with them. Your main goals are (1) to become familiar with the UPMEM PIM system organization (as an example of real-world memory-centric computing system), (2) to understand the UPMEM programming model and write your own code, and (3) to understand the microarchitecture and instruction set architecture (ISA) of UPMEM's PIM core (called DRAM Processing Unit, DPU).

As we introduced in this tutorial, the UPMEM PIM architecture is composed of multiple DPUs (up to 2,560), each of which has access to its own DRAM bank (called *Main RAM, MRAM*) and its own scratchpad memory (called *Working RAM, WRAM*). You can find a full description of the UPMEM PIM system in [3,4].

#### 2. Your Task 0/4: Accessing the UPMEM PIM Server

UPMEM has granted us with remote access to servers with UPMEM DIMMs in a datacenter.

Our username is: ethhpca23 and we are part of the group upmem0062 (ETH HPCA 2023 team). You can download the SSH private key used to connect the machines from here: https://events.safari.ethz.ch/real-pim-tutorial/lib/exe/fetch.php?media=upmemcloud\_ethhpca23.zip (download and unzip!)

Put the following base configuration in your .ssh/config file:

Host upmemcloud\*
User ethhpca23
Hostname %h.cloud.upmem.com
IdentityFile /.ssh/upmemcloud\_ethhpca23
StrictHostKeyChecking no
UserKnownHostsFile=/dev/null

You can connect to the booked machine anytime until 6am (Montreal time) on Monday, February 27, 2023.

The booked machine for this period is upmemcloud5 with '20 UPMEM-P21'. You can connect to it by doing: ssh upmemcloud5, if you have the private SSH key and the .ssh/config file provided above.

The machine is installed with the latest and greatest UPMEM SDK version (also available on https://sdk. upmem.com). As an introduction, the public demonstration program doing a trivial checksum in parallel on one DPU can be run by doing:

git clone https://github.com/upmem/dpu\_demo.git cd /dpu\_demo/checksum NR.DPUS=1 make test

Please read the entire Section 2 before you access the server.

In summary, the steps are:

- 1. Paste the configuration into .ssh/config.
- Copy the private key upmemcloud\_ethhpca23 to your .ssh folder. You may need to change permissions, as indicated in Section 2.1
- ssh upmemcloud5 from the terminal. Note that the server is already reserved for us. No booking is needed.



### How to Access the UPMEM PIM Server?

 Paste the configuration into .ssh/config Host upmemcloud\*

User ethhpca23

Hostname %h.cloud.upmem.com

IdentityFile ~/.ssh/upmemcloud\_ethhpca23

StrictHostKeyChecking no


UserKnownHostsFile=/dev/null

2. Copy the private key upmemcloud\_ethhpca23 to your .ssh folder. You may need to change permissions

3. ssh upmemcloud5 from the terminal

## **Template Files**

- Contain templates for task 1 and task 2
- Task 2's template can be used for the remaining tasks



### Task 1: CPU-DPU and DPU-CPU Transfers


### • Use serial, parallel, and broadcast transfers

### Your tasks are as follows:

- 1. Write a host program that exercises all types of data transfers between the host main memory and one or multiple MRAM banks. Concretely, there are three types of data transfers [2]: (1) serial, (2) parallel, and (3) broadcast. Serial and parallel transfers move data from main memory to the MRAM banks or vice versa. Broadcast transfers can only happen from the main memory to the MRAM banks.
- 2. Evaluate all different types of data transfers for data transfers of size (1) 1MB, (2) 24MB, (3) 48MB per DPU. Use different numbers of DPUs between 1 and 64.

# • dpu\_copy\_to(); • dpu\_copy\_from(); • We transfer (part of) a buffer to/from each DPU in the dpu\_set • DPU\_MRAM\_HEAP\_POINTER\_NAME: Start of the MRAM range that can be freely accessed by applications • We do not allocate MRAM explicitly Offset within MRAM Pointer to main memory Transfer size

# Parallel Transfers • We push different buffers to/from a DPU set in one transfer - All buffers need to be of the same size • First, prepare (dpu\_prepare\_xfer); then, push (dpu\_push\_xfer) • Direction: - DPU\_XFER\_TO\_DPU - DPU\_XFER\_TO\_DPU - DPU\_XFER\_FROM\_DPU - DPU\_XFER\_FROM\_DPU - DPU\_XFER\_FROM\_DPU - OFFICE VALUE - OFFICE VALUE



### Task 2: AXPY

### Your tasks are as follows:

- 1. Write a DPU kernel that executes the AXPY operation  $(y = y + alpha \times x)$  [5] on every element of a vector. You have to (1) transfer two input vectors, Y and X, to the MRAM bank/s, (2) perform the AXPY operation with a variable number of tasklets, (3) write the results to the output vector, Y, and (4) transfer the output vector back to the host main memory.
- VA is a good reference code for this task

```
Programming a DPU Kernel (I)

    Vector addition

                                                   Size of vector tile processed by a DPU
      uint32_t input_size_dpu_bytes = DPU_INPUT_ARGUMENTS.size;
       uint32_t input_size_dpu_bytes_transfer = DPU_INPUT_ARGUMENTS.transfer_size; // Transfer input size per DPU in bytes
      uint32 t base tasklet = tasklet id << BLOCK SIZE LOG2;
                                                                            MRAM addresses of arrays A and B
      uint32_t mram_base_addr_A = (uint32_t)DPU_MRAM_HEAP_POINTER;
       uint32_t mram_base_addr_B = (uint32_t)(DPU_MRAM_HEAP_POINTER + input_size_dpu_bytes_transfer);
      T *cache_A = (T *) mem_alloc(BLOCK_SIZE);
T *cache B = (T *) mem_alloc(BLOCK_SIZE); WRAM allocation
         (unsigned int byte_index = base_tasklet; byte_index < input_size_dpu_bytes; byte_index += BLOCK_SIZE * NR_TASKLETS){</pre>
                   l_size_bytes = (byte_index + BLOCK_SIZE >= input_size_dpu_bytes) ? (input_size_dpu_bytes - byte_index) : BLOCK_SIZE
               read((_mram_ptr void const*)(mram_base_addr_A + byte_index), cache_A, l_size_bytes);
read((_mram_ptr void const*)(mram_base_addr_B + byte_index), cache_B, l_size_bytes);
transfers
         vector_addition(cache_B, cache_A, l_size_bytes >> DIV); Vector addition (see next slide)
         mram_write(cache_B, (__mram_ptr void*)(mram_base_addr_B + byte_index), l_size_bytes); WRAM-MRAM DMA transfer
SAFARI
                                                                                                                             87
```

## Task 3: Operations and Datatypes

### Your tasks are as follows:


- 1. Modify your AXPY DPU kernel to make it a vector addition (y = y + x) and to support other operations besides addition (i.e., subtraction, multiplication, division).
- 2. Evaluate the performance of your new kernel for different operations (addition, subtraction, multiplication, division) and data types (char, short, int, long long int, float, double).

 You will observe significant variations in arithmetic throughput for different operations and datatypes

### Task 4: Vector Reduction

### Your tasks are as follows:

- 1. Your vector reduction DPU kernel should have four different versions: (1) final reduction with a single tasklet, (2) final tree-based reduction with barriers, (3) final tree-based reduction with handshakes, (4) final reduction with mutexes.
- Performance differences due to the final reduction step



HPCA 2023 Tutorial
Real-world Processing-in-Memory Architectures

# Hands-on Lab

# Programming and Understanding a Real Processing-in-Memory Architecture

Dr. Juan Gómez Luna Professor Onur Mutlu



