ICS 2025 Memory Centric Workshop

User Tools

Site Tools

Trace:
start

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
start [2025/03/09 18:16] – geraldodstart [2025/06/06 19:35] (current) – geraldod
Line 1: Line 1:
 ===== 2nd Workshop on =====  ===== 2nd Workshop on ===== 
-===== Memory-Centric Computing Systems (MCCSys)  =====+===== Memory-Centric Computing Systems (MCCSys) - 8 June 2025 =====
  
 ==== Workshop Description ==== ==== Workshop Description ====
Line 7: Line 7:
 {{:memory_centric_comp_ics_banner.png?400 |}} {{:memory_centric_comp_ics_banner.png?400 |}}
 This combined tutorial and workshop will focus on the latest advances in PIM technology, spanning both hardware and software. It will include novel PIM ideas, different tools and frameworks for conducting PIM research, and programming techniques and optimization strategies for PIM kernels. First, we will provide a series of lectures and invited talks that will provide an introduction to PIM, including an overview and a rigorous analysis of existing PIM hardware from industry and academia. Second, we will invite the broad PIM research community to submit and present their ongoing work on memory-centric systems. The program committee will favor papers that bring new insights on memory-centric systems or novel PIM-friendly applications, address key system integration challenges in academic or industry PIM architectures, or put forward controversial points of view on the memory-centric execution paradigm. We also consider position papers, especially from industry, that outline design and process challenges affecting PIM systems, new PIM architectures, or system solutions for real state-of-the-art PIM devices. This combined tutorial and workshop will focus on the latest advances in PIM technology, spanning both hardware and software. It will include novel PIM ideas, different tools and frameworks for conducting PIM research, and programming techniques and optimization strategies for PIM kernels. First, we will provide a series of lectures and invited talks that will provide an introduction to PIM, including an overview and a rigorous analysis of existing PIM hardware from industry and academia. Second, we will invite the broad PIM research community to submit and present their ongoing work on memory-centric systems. The program committee will favor papers that bring new insights on memory-centric systems or novel PIM-friendly applications, address key system integration challenges in academic or industry PIM architectures, or put forward controversial points of view on the memory-centric execution paradigm. We also consider position papers, especially from industry, that outline design and process challenges affecting PIM systems, new PIM architectures, or system solutions for real state-of-the-art PIM devices.
 +
 +**Time & Location**: Sunday 08th, from 09:00 AM (MDT) to 05:00 PM (MDT) at WEB 1230.  
 +
  
 ==== Procedure for Selecting Presentations ==== ==== Procedure for Selecting Presentations ====
  
-This workshop consists of invited talks on the general topic of memory-centric computing systems. There are a limited number of slots for invited talks. We invite abstract submissions related to (but not limited to) the following topics in the context of memory-centric computing systems:+This workshop consists of invited talks on the general topic of memory-centric computing systems. There are a limited number of slots for invited talks. If you would like to deliver a talk on related topics, please contact us by filling out [[https://docs.google.com/forms/d/e/1FAIpQLSdtrDSQoKYX5TbT4Q2O7Ql6tPiWYY-O64OKTOcxoXjkPU4n7g/viewform?usp=sharing | this form]]. The submission deadline is **May 16, 2025, 23:59 AoE**. We invite abstract submissions related to (but not limited to) the following topics in the context of memory-centric computing systems:
   * Design of novel and new processing-in-memory (PIM) architectures, including system solutions for real state-of-the-art PIM devices   * Design of novel and new processing-in-memory (PIM) architectures, including system solutions for real state-of-the-art PIM devices
   * Analysis and mapping of novel applications to state-of-the-art PIM systems   * Analysis and mapping of novel applications to state-of-the-art PIM systems
Line 24: Line 27:
 ==== Livestream ==== ==== Livestream ====
  
 +[[https://www.youtube.com/live/x5q1PXtBJco?feature=shared|YouTube livestream]]
 +{{youtube>x5q1PXtBJco?large}}
  
 ==== Organizers ==== ==== Organizers ====
 ^ Name ^ E-mail ^ ^ Name ^ E-mail ^
-|[[https://geraldofojunior.github.io/|Geraldo F. Oliveira]]| <geraldod@safari.ethz.ch> | +|[[https://geraldofojunior.github.io/|Dr. Geraldo F. Oliveira]]| <geraldod@safari.ethz.ch> | 
 |[[https://ee.ethz.ch/the-department/people-a-z/person-detail.MjM3MTk5.TGlzdC8zMjc5LC0xNjUwNTg5ODIw.html|Dr. Mohammad Sadrosadati]] | <mohammad.sadrosadati@safari.ethz.ch> | |[[https://ee.ethz.ch/the-department/people-a-z/person-detail.MjM3MTk5.TGlzdC8zMjc5LC0xNjUwNTg5ODIw.html|Dr. Mohammad Sadrosadati]] | <mohammad.sadrosadati@safari.ethz.ch> |
 |[[https://agyaglikci.github.io/|Dr. A. Giray Yağlıkçı]] | <mohammad.sadrosadati@safari.ethz.ch> | |[[https://agyaglikci.github.io/|Dr. A. Giray Yağlıkçı]] | <mohammad.sadrosadati@safari.ethz.ch> |
Line 33: Line 38:
 |[[https://people.inf.ethz.ch/omutlu/index.html|Professor Onur Mutlu]]| <onur.mutlu@safari.ethz.ch> |  |[[https://people.inf.ethz.ch/omutlu/index.html|Professor Onur Mutlu]]| <onur.mutlu@safari.ethz.ch> | 
  
-===== Agenda =====+===== Agenda & Workshop Materials (Tentative) ===== 
 + 
 +===== Agenda & Workshop Materials =====
  
-==== Tutorial Materials ====+^ Time ^ Speaker ^ Title ^ Materials ^ 
 +| 09:00 AM | Prof. Onur Mutlu| Memory-Centric Computing Systems |  | 
 +| 10:00 AM | Dr. Geraldo F. Oliveira | Processing-Using-Memory (PUM) Systems - Part I   |  | 
 +| 10:30 AM | N/A | **Coffee Break** | | 
 +| 10:45 AM | Ismail E. Yuksel | Functionally-Complete Boolean Logic in Real DRAM Chips  |  | 
 +| 11:15 AM | Dr. Geraldo F. Oliveira | Processing-Using-Memory (PUM) Systems - Part II |  | 
 +| 11:45 AM | Dr. Geraldo F. Oliveira | Processing-Near-Memory (PNM) Systems: Academia & Industry Developments - Part I |  | 
 +| 12:00 PM | N/A | **Lunch** | | 
 +| 01:00 PM | Dr. Geraldo F. Oliveira |Processing-Near-Memory (PNM) Systems: Academia & Industry Developments - Part II  |  | 
 +| 01:30 PM | Dr. Konstantina Koliogeorgi | PIM Architectures for Bioinformatics  |  | 
 +| 02:00 PM | Dr. Geraldo F. Oliveira | Infrastructure for PIM Research & Research Challenges |  | 
 +| 02:30 PM | Dr. Geraldo F. Oliveira | //Proteus//: Achieving High-Performance Processing-Using-DRAM with Dynamic Bit-Precision, Adaptive Data Representation, and Flexible Arithmetic |  | 
 +| 03:00 PM | N/A | **Coffee Break** | | 
 +| 03:15 PM | Taewoon Kang | SparsePIM: An Efficient HBM-Based PIM Architecture for Sparse Matrix-Vector Multiplications |  | 
 +| 03:45 PM | Prof. Elaheh Sadredini | TBD |  | 
 +| 04:15 PM | Melina Soysal | MARS: Processing-In-Memory Acceleration of Raw Signal Genome Analysis Inside the Storage Subsystem |  | 
 +| 04:45 PM | Dr. Geraldo F. Oliveira | Closing Remarks |  |
  
-TBA 
  
 ==== Invited Speakers ==== ==== Invited Speakers ====
start.1741544161.txt.gz · Last modified: 2025/03/09 18:16 by geraldod
Donate Powered by PHP Valid HTML5 Valid CSS Driven by DokuWiki